• Journal of international Conference on Electrical Machines and Systems
• /
• 제2권2호
• /
• pp.197-201
• /
• 2013

Cascaded H-bridge multilevel inverter requires independent DC voltage sources to produce multi output voltage levels. When it needs to generate more levels in the output voltage wave, the number of independent DC voltage sources usually limits its extension. To solve this problem, we propose a cascaded H-bridge multilevel inverter employing a front-end flyback converter for unifying input DC voltage sources. After theoretical analysis of the proposed circuit, we verify the validity of the proposed inverter using computer-aided simulations and experiments.

• Journal of Power Electronics
• /
• 제15권4호
• /
• pp.1035-1046
• /
• 2015

This study presents a practical implementation of a multi-mode two-phase interleaved boost converter for fuel cell electric vehicle application. The main operating modes, which include two continuous conducting modes and four discontinuous conducting modes, are discussed. The boundaries and transitions among these modes are analyzed with consideration of the inductor parasitic resistance. The safe operational area is analyzed through a comparison of the different operating modes. The output voltage and power characteristics with open-loop or closed-loop operation are also discussed. Key performance parameters, including the DC voltage gain, input ripple current, output ripple voltage, and switch stresses, are presented and supported by simulation and experimental results.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2003년도 추계학술대회 논문집
• /
• pp.214-217
• /
• 2003

The connectorless power supply system on that multi-contact causes confidence when the wiring reconstructed in the rear. As you see above, contact points between sets and indoor space cause inferior function of audio frequency so it needs to be eliminated. This paper explains the structure of connectorless power supply to supply the system with power crossing the air gap in the part of inductively in the connectorless power supply of both magnetic and electrical model. To get maximum output of electrical load, compensating capacitor compensates to show inter-inductance, lequeage-inductance reducing the track-inductance and access the conditions for resonance. At that time it accesses the maximum electric power. The small change of the value of compensating capacitor causes the changes of maximum electric power. Here the power electronics technology is used not only in the industrial machinery but also in the home appliances so the switching power supply is used to actualize the miniaturization, lightweight, and high efficiency. Generally the condenser input methods are widely used in the rectification circuit of switching power supply, but condenser input method generate great quantity of high frequency components because with this method the current flows in the power input filtering condenser only around value of peak of ac input voltage. To solve these problems, installation of power factor improve circuit on the front of filtering capacitence was considered. Several methods were suggested regarding, but the active filter method which makes smalliging and highly power factor possible are the produce main stream. IC for power factor improvement can be utilized by CMOS process proposing low power consumption. When the high power factor is considered seriously in the power factor improvement circuit, active filter method is selected. In the active filter method, the boost converter is used. Regarding this ·the boost converter is needed.

• 조명전기설비학회논문지
• /
• 제28권10호
• /
• pp.16-26
• /
• 2014

This paper proposes new 13-level inverter topology and DC/DC converter buck-boost structure topology for multilevel, compounding uni-directional and bi-directional switches, and proposes high-efficient multilevel inverter system in which the proposed two PCS(Power Conditioning System) was connected in series. In proposed multilevel inverter of forming a output 13-level phase voltage by using total 18 switching parts, Then bi-directional switch has a characteristic of reducing conduction loss and controlling the reactive power effectively by separating electrically from the neutral point. DC/DC converter for supplying in dependent 3 DC voltage to the proposed multi-level inverter generates 180-degree phase shifted PWM by the symmetrically combined structure of 2 buck-boost converter and twice switching frequency efficiency can be obtained, meanwhile, the converter can step up/down the output voltage and 20% output can be generated comparing the input voltage. This proposed system is verified with the simulation and laboratory test.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2015년도 전력전자학술대회 논문집
• /
• pp.516-517
• /
• 2015

This paper proposes the feedforward compensation method of output voltage with 3phase AC/DC PWM converter on DC distribution system for improved response. AC/DC PWM converter on DC distribution is required power supply of high quality because of renewable energy sources and load links. In general, Feedforward compensation method of 3phase AC/DC PWM converter receives the sensor input to the output current, load power. Resulting, error of the sensing values and communication cause time delay. Therefore, Feedforward compensation method through only the output voltage is proposed in this paper. The feedforward compensation method through only the output voltage can be applied to the two-level AC/DC PWM converters, as well as multi-level converter or inverter.

• 전력전자학회논문지
• /
• 제16권5호
• /
• pp.448-456
• /
• 2011

최근 디지털 광원으로서 각광받고 있는 고출력 LED(Light Emitting Diode)는 저소비전력과 장수명 그리고 점 소등 속도도 빨라서 고출력 LED의 효율을 향상시켜 일반 조명용으로 사용하려는 노력이 두드러지고 있다. 본 논문에서는 온도변화에 따른 전압 변동분만을 출력 콘덴서에 저장함으로서 출력 측에 사용하던 전해 콘덴서를 전압용량이 작고 수명이 긴 MLCC(Multi-Layer Ceramic Capacitor) 사용이 가능한 LED 구동 드라이브를 제안하고자 한다. 제안된 LED 구동 드라이브는 기존의 부스트 DC/DC 컨버터의 기본 토폴로지에서 출력 콘덴서를 입력 전원과 직렬로 연결하여 LED 광원의 온도변화에 따른 전압 변동분만을 출력 콘덴서에 저장함으로서 출력 콘덴서로 기존수명이 낮은 전해 콘덴서 대신 전력 손실이 적고 수명이 긴 MLCC 사용이 가능하게 된다.

• 전력전자학회논문지
• /
• 제12권3호
• /
• pp.241-247
• /
• 2007

LLC 하프브리지 다중 출력용 컨버터의 보조 출력부와 같이, 펄스 전압을 입력으로 갖는 PWM 컨버터에서는 출력 정전압 제어를 위하여 스위치의 턴 온 제어 방식을 필요로 한다. 본 논문에서는 전류 불연속 모드로 동작하는 벅 컨버터의 새로운 도통시간 턴 온 제어방식에 대하여 논하였다. 제안된 LEM 제어 방식의 PWM 동작 원리를 설명하였으며, 임펄스 응답 이론을 근거로 인덕터 전류의 소신호 주파수 응답 특성을 고찰하였다. 또한 60인치 PDP 어드레스용 100W급 파워 모듈에 적용함으로서 제안된 제어 방식의 타당성을 검증하였다.

• 한국정보통신학회논문지
• /
• 제25권11호
• /
• pp.1619-1626
• /
• 2021

증분형 아날로그 디지털 변환기는 전통적인 델타 시그마 아날로그 디지털 컨버터와 달리 리셋 동작을 통한 입력과 출력의 1:1 매핑이 가능하며 이는 멀티플렉싱에 매우 용이하게 사용될 수 있다. 또한, 증분형 아날로그 디지털 변화기는 전통적인 델타 시그마 변환기에 비해 간단한 디지털 필터 설계가 가능하다. 따라서, 본 논문에서는 아날로그 디지털 컨버터 설계에 기본이 되는 딜레이가 있는 적분기와 딜레이가 없는 적분기의 시간 영역에서의 분석을 시작으로 2차 입력 피드 포워드, 확장된 카운팅, 2+1 매쉬, 2+2 매쉬 구조를 갖는 증분형 아날로그 디지털 변환기의 설계 방정식을 유도한다. 이를 통해 설계 이전에 증분형 아날로그 디지털 변환기의 성능을 예측할 수 있을 뿐만 아니라 각각의 아날로그 디지털 변화기에 적합한 디지털 필터를 설계할 수 있다. 또한, 아날로그 디지털 변환기의 정확도를 향상 시키기 위한 확장된 카운팅, MASH의 설계 기술들을 제안하였다.

• 대한전기학회논문지:전기기기및에너지변환시스템부문B
• /
• 제48권5호
• /
• pp.278-285
• /
• 1999

This paper proposes new 12 and 24-pulse rectifier systems using an open-delta auto-connected transformer. This approach employs two static converters to operate it at higher than utility line frequencies and to provide multi-pulse operation. By operating magnetic components at a higher frequency, higher power density can be achieved. A unique feature of the proposed approach is that the magnetic components for the dc-side are also exposed to a higher frequency and these components too are reduced in size. The switching frequency and its harmonic components are absent in the utility input line current. The VA ratings of the transformer and static converter are 0.236/0.292 [pu] and 0.11/0.18 [pu] in 12 and 24-pulse rectifier system, respectively. A finer grade of steel or alternatives can be deployed to increase performance and reduce size further. Analysis, simulations, simulations, design example, and experimental results for a 480[V], 10{kVA] prototype system are presented.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2000년도 하계종합학술대회 논문집(1)
• /
• pp.69-72
• /
• 2000

This paper shows the more improved design of MRI receiver compared to conventional one based on Elscint Spectrometer. At first, the low-cost ADC is 16 bits, 3MHz sampling A/D converter Comparing to conventional one with signal bits of 14 bits, this device with those of 16 bits helps getting Improved the image resolution improved. If frequency is designed centering around 7.6 MHz to be satisfied in 10 MHz of maximum input bandwidth of ADC. For 1st demodulation, fixed IF is used for the purpose of the implementing multi nuclei system. Control parts & partial digital parts are integrated on one chip(FPGA). In DDC(Digital Down Converter), we got required bandwidth of LPF by controlling its decimation rate. With above considerations, we designed optimal receiver for high resolution imaging to be implemented through PC interface & experimental test of receiver of MRI after receiver's fabrication.