• Title/Summary/Keyword: Memory Leakage

Search Result 194, Processing Time 0.03 seconds

Capacitance-voltage Characteristics of MOS Capacitors with Ge Nanocrystals Embedded in HfO2 Gate Material

  • Park, Byoung-Jun;Lee, Hye-Ryeong;Cho, Kyoung-Ah;Kim, Sang-Sig
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.21 no.8
    • /
    • pp.699-705
    • /
    • 2008
  • Capacitance versus voltage (C-V) characteristics of Ge-nanocrystal (NC)-embedded metal-oxide-semiconductor (MOS) capacitors with $HfO_2$ gate material were investigated in this work. The current versus voltage (I-V) curves obtained from Ge-NC-embedded MOS capacitors fabricated with the $NH_3$ annealed $HfO_2$ gate material reveal the reduction of leakage current, compared with those of MOS capacitors fabricated with the $O_2$ annealed $HfO_2$ gate material. The C-V curves of the Ge-NC-embedded MOS capacitor with $HfO_2$ gate material annealed in $NH_3$ ambient exhibit counterclockwise hysteresis loop of about 3.45 V memory window when bias voltage was varied from -10 to + 10 V. The observed hysteresis loop indicates the presence of charge storages in the Ge NCs caused by the Fowler-Nordheim (F-N) tunneling. In addition, capacitance versus time characteristics of Ge-NC-embedded MOS capacitors with $HfO_2$ gate material were analyzed to investigate their retention property.

Electrical characteristic of insulator in tunnel-harrier memory using high-k (High-k를 이용한 터널베리어 메모리의 절연막 특성 평가)

  • Oh, Se-Man;Jung, Myung-Ho;Park, Gun-Ho;Kim, Kwan-Su;Jo, Young-Hun;Jung, Jong-Wan;Jung, Hong-Bea;Cho, Won-Ju
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2008.11a
    • /
    • pp.262-263
    • /
    • 2008
  • The Metal-Insulator-Silicon (MIS) capacitors with $SiO_2$ and high-k dielectric were investigated. The high-k dielectrics were obtained by atomic layer deposit (ALD) system. The electrical characteristics were investigated by measuring the current-voltage (I-V) characteristics. The conduction mechanisms were analyzed by using the Fowler-Nordheim (FN) plot and Direct Tunneling (DT) plot. As a result, the MIS capacitors with high-k dielectrics have lower leakage current densities than conventional tunnel-barrier with $SiO_2$ dielectrics.

  • PDF

Electrical properties improvement of PZT thin films etched into $CF_4/(Cl_2+Ar)$ plasma (식각된 PZT 박막의 전기적 특성 개선에 관한 연구)

  • Koo, Seong-Mo;Kim, Dong-Pyo;Kim, Kyoung-Tae;Kim, Chang-Il
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2004.04b
    • /
    • pp.13-17
    • /
    • 2004
  • The PZT thin films are well-known material that has been widely studied for ferroelectric random access memory (FRAM). We etched the PZT thin films by $CF_4/(Cl_2+Ar)$ plasma and investigated improvement in etching damage by $O_2$ annealing. PZT thin films were etched for 1 min in an ICP using a gas mixture of $Cl_2$(80%)/Ar (20%) with 30% $CF_4$ addition. The etching conditions were fixed at a substrate temperature of $30^{\circ}C$, an rf power of 700 W, a dc-bias voltage of -200 V and a chamber pressure of 2 Pa. To improve the ferroelectric properties of PZT thin films after etching, the samples were annealed for 10 min at various temperatures in $O_2$ atmosphere. After $O_2$ annealing, the remanent polarization, fatigue, and the leakage current were gradually recovered to the characteristics of the as-deposited film, according as the temperature increased.

  • PDF

Characteristics of $(Pb_{1-x}La_x)(Zr_{0.5}Ti_{0.5})O_3$ thin films as a function of La content ($(Pb_{1-x}La_x)(Zr_{0.5}Ti_{0.5})O_3$ 박막의 La 치환량에 따른 특성)

  • Jang, Nak-Won;Lee, Seong-Hwan;Yi, Dong-Young;Kim, Dong-Hun
    • Journal of Advanced Marine Engineering and Technology
    • /
    • v.30 no.8
    • /
    • pp.894-900
    • /
    • 2006
  • The electrical characteristics associated with crystal structure changes as a function of La content for $(Pb_{1-x}La_x)(Zr_{0.5}Ti_{0.5})O_3$ thin films were investigated for applications in memory capacitors. Tetragonality of PLZT films decreased with increasing La content. Thin films with La $\geq$ 20 mol% were found to be cubic. Films with La $\geq$ 12 mol% exhibited broader dielectric peaks compared to those of bulk ceramics and behaved as relaxer ferroelectrics. Tetragonal PLZT film with 12 mol% La had a dielectric constant maximum of 1330 at room temperature and a charge storage density of ${\sim}18{\mu}C/cm^2$ at 5 V. Decrease in coercive field and remnant polarization with increase in La content were resulting from less dipolar response caused by the decreased crystal anisotropy. The leakage current densities $<10^{-8}A/cm^2$ up to 5 V bias voltage were observed for the films with La $\geq$ 14 mol%.

The Fabrication of Ferroelectric PZT thin films by Sol-Gel Processing (졸-겔법에 의한 강유전성 PZT 박막의 제작)

  • Lee, B.S.;Chung, M.Y.;You, D.H.;Kim, Y.U.;Lee, S.H.;Lee, N.H.;Ji, S.H.;Park, S.H.;Lee, D.C.
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2002.05c
    • /
    • pp.93-96
    • /
    • 2002
  • In this study, PZT thin films were fabricated using sol-gel processing onto Si/$SiO_2$/Ti/Pt substrates. PZT sol with different Zr/Ti ratio(20/80, 30/70, 40/60, 52/48) were prepared, respectively. The films were fabricated by using the spin-coating method on substrates. The films were heat treated at $450^{\circ}C$, $650^{\circ}C$ by rapid thermal annealing(RTA). The preferred orientation of the PZT thin films were observed by X-ray diffraction(XRD), and Scanning electron microscopy(SEM). All of the resulting PZT thin films were crystallized with perovskite phase. The fine crystallinity of the films were fabricated. Also, we found that the ferroelectric properties from the dielectric constant of the PZT thin films were over 600 degrees, P-E hysteresis constant. And the leakage current densities of films were lower than $10^{-8}A/cm^2$. It is concluded that the PZT thin films by sol-gel process to be convinced of application for ferroelectric memory device.

  • PDF

A Study on the Growth of Tantalum Oxide Films with Low Temperature by ICBE Technique (ICBE 기법에 의한 저온 탄탈륨 산화막의 형성에 관한 연구)

  • Kang, Ho-Cheol;Hwang, Sang-Jun;Bae, Won-Il;Sung, Man-Young;Rhie, Dong-Hee;Park, Sung-Hee
    • Proceedings of the KIEE Conference
    • /
    • 1994.07b
    • /
    • pp.1463-1465
    • /
    • 1994
  • The electrical characteristics of $Al/Ta_2O_5/Si$ metal-oxide-semiconductor (MOS) capacitors were studied. $Ta_2O_5$ films on p-type silicon had been prepared by ionized cluster beam epitaxy technique (ICBE). This $Ta_2O_5$ films have low leakage current, high breakdown strength and low flat band shift. In this research, a single crystalline cpitaxial film of $Ta_2O_5$ has been grown on p-Si wafer using an ICBE technique. The native oxide layer ($SiO_2$) on the silicon substrate was removed below $500^{\circ}C$ by use of an accelerated arsenic ion beam, instead of a high temperature deposition. $Ta_2O_5$ films formed by ICBE technique can be received considerable attention for applications to coupling capacitors, gate dielectrics in MOS devices, and memory storage capacitor insulator because of their high dielectric constants above 20 and low temperature process.

  • PDF

Preparation of $(Bi,La)Ti_{3}O_{12}$ Thin Films on $Al_{2}O_{3}/Si$ Substrates by the Sol-Gel Method

  • Chang, Ho Jung;Hwang, Sun Hwan;Chang, Ho Sung;Sawada, K.;Ishida, M.
    • Proceedings of the Korean Society Of Semiconductor Equipment Technology
    • /
    • 2002.11a
    • /
    • pp.69-71
    • /
    • 2002
  • $(Bi, La)Ti_{3}O_{12}(BLT)$ ferroelectric thin films were prepared on $Al_{2}O_{3}/Si$ substrates by the sol-gel method. The as-coated films were post-annealed at the temperature of $650^{\circ}C$ and $700^{\circ}C$ for 30 min. The crystallinty, surface morphologies and electrical properties were affected by the annealing temperatures. The BLT films annealed at above $650^{\circ}C$ exhibited typical bismuth layered perovskite structures with (00$\ell$) preferred orientation. The granular shaped grains with a size of approximately 90nm was formed in the film sample annealed at $700^{\circ}C$. The memory window volatge of the BLT film was 2.5V. The leakage current of BLT films annealed at $650^{\circ}C$ was about $1\times10^{-7}A/\textrm{cm}^2$ at 3V.

  • PDF

The effect of electrical properties by gas ratio on $Bi_{3.25}La_{0.75}Ti_3O_{12}$ thin films deposited by RF magnetron sputtering during being annealed (RF magnetron sputtering으로 제작한 BLT 박막의 후열처리 시 가스비 변화에 따른 전기적 특성에 관한 연구)

  • Lee, Kyu-Il;Kim, Eung-Kwon;Kang, Hyun-Il;Song, Joon-Tae
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2003.05c
    • /
    • pp.49-52
    • /
    • 2003
  • The role of gas ratio with the crystallization behavior and electrical properties in $Bi_{3.25}La_{0.75}Ti_3O_{12}$(BLT) thin films by rf magnetron sputtering method has not been precisely defined. In this work, the ferroelectric properties of these films with gas variation was investigated. BLT thin films were deposited on the Pt/Ti bottom electrode by rf magnetron sputtering method and then they were crystallized by rapid thermal annealing (RTA). The experiment showed that all BLT films indicated perovskite polycrystalline structure with preferred orientation (020) and (0012). And no pyrochlore phase was observed. The fabricated film annealed with $O_2$ of 15 sccm showed that value of leakage current was $9.67{\times}10^{-7}A/cm^2$ at 50kV /em, and the value of remanent polarization (2Pr=Pr+-Pr-) was $11.8{\mu}C/cm^2$. Therefore we induce access to memory device application by rf-magnetron sputtering method in this report.

  • PDF

A study on the Improvement of Ferroeletric Characteristics of PZT thin film for FRAM Device (FRAM 소자용 PZT박막의 강유전특성에 관한 연구)

  • Lee, B.S;Chung, M.Y.;Shin, P.K.;Lee, D.C.;Lee, S.H.;Kim, J.S.
    • Proceedings of the KIEE Conference
    • /
    • 2005.07c
    • /
    • pp.1881-1883
    • /
    • 2005
  • In this study, PZT thin films were fabricated using sol-gel Processing onto $Si/SiO_2/Ti/Pt$ substrates. PZT sol with different Zr/Ti ratio(20/80, 30/70, 40/60, 52/48) were prepared, respectively. The films were fabricated by using the spin-coating method on substrates. The films were heat treated at $450^{\circ}C$, $650^{\circ}C$ by rapid thermal annealing(RTA). The preferred orientation of the PZT thin films were observed by X-ray diffraction(XRD), and Scanning electron microscopy(SEM). All of the resulting PZT thin films were crystallized with perovskite phase. The fine crystallinity of the films were fabricated. Also, we found that the ferroelectric properties from the dielectric constant of the PZT thin films were over 600 degrees, P-E hysteresis constant. And the leakage current densities of films were lower than $10^{-8}\;A/cm^2$. It is concluded that the PZT thin films by sol-gel process to be convinced of application for ferroelectric memory device.

  • PDF

Highly Productive Process Technologies of Cantilever-type Microprobe Arrays for Wafer Level Chip Testing

  • Lim, Jae-Hwan;Ryu, Jee-Youl;Choi, Woo-Chang
    • Transactions on Electrical and Electronic Materials
    • /
    • v.14 no.2
    • /
    • pp.63-66
    • /
    • 2013
  • This paper describes the highly productive process technologies of microprobe arrays, which were used for a probe card to test a Dynamic Random Access Memory (DRAM) chip with fine pitch pads. Cantilever-type microprobe arrays were fabricated using conventional micro-electro-mechanical system (MEMS) process technologies. Bonding material, gold-tin (Au-Sn) paste, was used to bond the Ni-Co alloy microprobes to the ceramic space transformer. The electrical and mechanical characteristics of a probe card with fabricated microprobes were measured by a conventional probe card tester. A probe card assembled with the fabricated microprobes showed good x-y alignment and planarity errors within ${\pm}5{\mu}m$ and ${\pm}10{\mu}m$, respectively. In addition, the average leakage current and contact resistance were approximately 1.04 nA and 0.054 ohm, respectively. The proposed highly productive microprobes can be applied to a MEMS probe card, to test a DRAM chip with fine pitch pads.