• 전자공학회논문지S
• /
• 제35S권5호
• /
• pp.11-16
• /
• 1998

DS/CDMA systems for the high speed communication require high code rats. In discrete time CDMA receivers, the performance degradation, caused by the phase difference between transmission code and reference code, increase the sampling frquency of the receiver. This increment of the sampling frequency makes hard to implement high speed CDMA systems. This paper analyzes the SIR(signal to interference Ratio) performance of the discrete time DS/CDMA system, based on the code phase difference. The results of this paper may be useful to study a low-sampling CDMA receiver.

• 한국정보통신학회:학술대회논문집
• /
• 한국해양정보통신학회 2002년도 추계종합학술대회
• /
• pp.209-212
• /
• 2002

본 논문은 W-CDMA 무선 채널의 특성 중 Code domain을 분석을 하기 위한 시스템구현이다. 시스템 구성은 크게 RF부와 FPGA부, DSP부로 구성이 된다. FPGA는 RF부를 통한 신호를 I/Q분리 및 scambling code를 계산한다. DSP는 scambling code에 의한 역 확산된 신호는 OVSF코드를 이용하여 코드 영역의 전력을 계산을 한다. 실험 및 성능 테스트로는 W-CDMA발생기에 의한 실험 결과 Code domain power 측정 정확도가 $\pm$1dB 이내의 분석이 가능하였다.

• 한국통신학회논문지
• /
• 제19권5호
• /
• pp.912-919
• /
• 1994

본 논문에서는 확대 Hamming 부호를 이용한 새로운 오류제어선로부호를 제안하고 그 성능을 분석한다. 제안된 부호는 최소 Hamming 거리가 4이므로 기본적으로 한개의 오류를 정정할 수 있고 두개의 오류를 검출한 수 있다. 또한 선로부호에 사용되는 여분의 비트를 이용하여 오류검출 능력을 증가시킬 수 있다. 결과적으로 제안된 부호는 Hamming (7.4) 부호를 이용한 기존의 오류정정선로부호에 비해 부호율은 다소 떨어지나 저주파대역에서의 스펙트럼 특성이 더 우수하며 더 적은 복호비트오율을 가진다.

• ETRI Journal
• /
• 제43권5호
• /
• pp.900-908
• /
• 2021

This paper proposes thermometer-code latches having five and six transistors for unidirectional and bidirectional thermometer-code shift-registers, respectively. The proposed latches omit the set and reset transistors by changing from two supply voltage nodes to the set and reset signals in the cross-coupled inverter. They set or reset the data by changing the supply voltage to ground in either of two inverters. They reduce the number of transistors to five and six compared with the conventional thermometer-code latches having six and eight transistors, respectively. The proposed thermometer-code latches were simulated using a 65 nm complementary metal-oxide-semiconductor (CMOS) process. For comparison, the proposed and conventional latches are adapted to the 64 bit thermometer-code shift-registers. The proposed unidirectional and bidirectional shift-registers occupy 140 ㎛² and 197 ㎛², respectively. Their consumption powers are 4.6 ㎼ and 5.3 ㎼ at a 100 MHz clock frequency with the supply voltage of 1.2 V. They decrease the areas by 16% and 13% compared with the conventional thermometer-code shift-register.

• International Journal of Advanced Culture Technology
• /
• 제10권4호
• /
• pp.412-419
• /
• 2022

The amount of digital text data is growing exponentially, and many machine learning solutions are being used to monitor and manage this data. Artificial intelligence and machine learning are used in many areas of our daily lives, but the underlying processes and concepts are not easy for most people to understand. At a time when many experts are needed to run a machine learning solution, no-code machine learning tools are a good solution. No-code machine learning tools is a platform that enables machine learning functions to be performed without engineers or developers. The latest No-Code machine learning tools run in your browser, so you don't need to install any additional software, and the simple GUI interface makes them easy to use. Using these platforms can save you a lot of money and time because there is less skill and less code to write. No-Code machine learning tools make it easy to understand artificial intelligence and machine learning. In this paper, we examine No-Code machine learning tools and compare their features.

• 한국통신학회논문지
• /
• 제32권3C호
• /
• pp.216-225
• /
• 2007

본 논문에서는 대표적인 반복 부호 알고리즘인 터보 부호, LDPC부호 TPC 등 세 가지 알고리즘에 대해 8PSK 이상의 다치 변조 방식 적용을 위해 수신단에서 비트 분리 방법을 제시한다. 수신된 I, Q 심볼만을 이용하여 세 비트 이상의 비트를 분리하기 위한 LLR 방식에 기초를 하여 LLR 방식의 단점인 복잡도를 개선하기 위해 Euclidean, MAX, Sector 방식을 제시하였으며, 세 가지 반복 부호에 대해 최적의 비트 분리 방법을 제시하였다.

• 전자공학회논문지
• /
• 제54권5호
• /
• pp.3-7
• /
• 2017

홀로그래픽 데이터 저장장치 시스템은 데이터를 줄 단위로 처리하는 것이 아닌 홀로그래픽 매질에 페이지 단위로 처리하기 때문에 빠른 접근 시간, 고용량, 높은 전송 속도의 장점을 갖는다. 하지만 고밀도 저장장치일수록 물리적인 영향에 의해 발생되는 연집오류의 길이는 기존의 저장장치보다 더욱 크다. 본 논문에서는 두 개의 LDPC 부호를 이용한 곱부호 방식을 사용하여 연집오류의 해결 성능을 알아본다. 제안하는 곱부호는 유사한 코드율 일 때, 코드율이 낮은 하나의 LDPC를 사용하는 하는것 보다 코드율이 높은 두개의 LDPC 부호를 이용하는 것이 더 좋은 성능을 보였다. 또한 2차원 인접 심볼간 간섭 및 어긋남이 발생하여도 성능을 향상시킬 수 있다.

• 한국정밀공학회지
• /
• 제20권10호
• /
• pp.169-176
• /
• 2003

Genetic algorithm (GA), which has a powerful searching ability and is comparatively easy to use and also to apply, is in the spotlight in the field of the optimization for mechanical systems these days. However, it also contains some problems of slow convergence and low efficiency caused by a huge amount of repetitive computation. To improve the processing efficiency of repetitive computation, some papers have proposed paralleled GA these days. There are some cases that mention the use of gray code or suggest using gray code partially in GA to raise its slow convergence. Gray code is an encoding of numbers so that adjacent numbers have a single digit differing by 1. A binary gray code with n digits corresponds to a hamiltonian path on an n-dimensional hypercube (including direction reversals). The term gray code is open used to refer to a reflected code, or more specifically still, the binary reflected gray code. However, according to proposed reports, gray code GA has lower convergence about 10-20% comparing with binary code GA without presenting any results. This study proposes new Full gray code GA (FGGA) applying a gray code throughout all basic operation fields of GA, which has a good data processing ability to improve the slow convergence of binary code GA.

• 한국전산유체공학회:학술대회논문집
• /
• 한국전산유체공학회 2005년도 추계 학술대회논문집
• /
• pp.145-150
• /
• 2005

Generally, Compressible Navier-Stokes codes are used to solve high mach number flows. But, Most of high mach number flows embrace low mach number flows. This phenomenon results in low convergence rate and non-physical solution in CFD analysis. So Many researchers developed preconditioning technique to solve these problems. This Study presents how to modify previous compressible N-S computer code with little changes of structure into preconditioned compressible N-S code applying Roe's Approximate Riemann Solver. And this study show developed preconditioning code is very well operated at all mach number flows.

• KSII Transactions on Internet and Information Systems (TIIS)
• /
• 제12권8호
• /
• pp.3749-3768
• /
• 2018

As one of the most potential types of low-density parity-check (LDPC) codes, CPM-QC-LDPC code has considerable advantages but there still exist some limitations in practical application, for example, the existing decoding algorithm has a low convergence rate and a high decoding complexity. According to the structural property of this code, we propose a new method based on a CPM-RID decoding algorithm that decodes block-by-block with weights, which are obtained by neural network training. From the simulation results, we can conclude that our proposed method not only improves the bit error rate and frame error rate performance but also increases the convergence rate, when compared with the original CPM-RID decoding algorithm and scaled MSA algorithm.