• 한국정보과학회논문지:시스템및이론
• /
• 제26권11호
• /
• pp.1305-1317
• /
• 1999

NUMA 구조는 원격 메모리에 대한 접근이 불가피한 구조적 특성 때문에 상호 연결망이 성능을 좌우하는 큰 변수가 된다. 기존에 대중적으로 사용되던 버스는 물리적 확장성 및 대역폭에서 대규모 시스템을 구성하는 데 한계를 보인다. 이를 대체하는 고속의 지점간 링크를 사용한 링 구조는 버스가 가지는 확장성 및 대역폭의 한계라는 단점을 개선하였으나, 많은 클러스터가 연결되는 경우에는 전송 지연시간이 증가하는 문제점을 가지고 있다. 본 논문에서는 스누핑 프로토콜이 적용된 링 구조에서 클러스터 개수 증가에 따른 지연시간 증가의 문제점을 보완하기 위해 계층적 링 구조로의 확장을 제안하고, 이 구조에 효과적인 캐쉬 일관성 프로토콜을 설계하였다. 전역 링과 지역 링을 연결하는 브리지는 캐쉬 프로토콜을 관리하며 이 프로토콜에 의해 지역 링의 부하를 줄일 수 있도록 트랜잭션을 필터링하는 역할도 담당함으로써 시스템의 성능을 향상시킨다. probability-driven 시뮬레이터를 통해 계층적 링 구조가 시스템의 성능 및 링 이용률에 미치는 영향을 알아본다. Abstract Since NUMA architecture has to access remote memory, interconnection network performance determines performance of NUMA architecture. Bus, which has been used as popular interconnection network of NUMA, has a limit to build a large-scale system because of limited physical scalability and bandwidth. Ring interconnection network, composed of high-speed point-to-point link, made up for bus's defects of scalability and bandwidth. But, it also has problem of increasing delay as the number of clusters is increased. In this paper, we propose a hierarchical expansion of snoop-based ring architecture in order to overcome ring's defects of increasing delay. And we also design an efficient cache coherence protocol adopted to this architecture. Bridge, which connects local ring and global ring, maintains cache coherence protocol and does snoop-filtering which reduces local ring and cluster bus utilization. Therefore bridge can improve performance of this system. We analyze effects of hierarchical architecture on the performance of system and utilization of point-to-point links using probability-driven simulator.

• 대한전자공학회논문지
• /
• 제23권4호
• /
• pp.543-549
• /
• 1986

A topologically based interconnection routing of multilayer printed circuit boards has been proposed. This study focuses on modeling the relative positioning of the interconnect paths rather than absolute positioning within a fixed coordinate system, thereby avoiding simplifications that impose restrictin on the path shapes.

• Current Photovoltaic Research
• /
• 제7권4호
• /
• pp.111-120
• /
• 2019

The output power of a crystalline silicon (c-Si) photovoltaic (PV) module is not directly the sum of the powers of its unit cells. There are several losses and gain mechanisms that reduce the total output power when solar cells are encapsulated into solar modules. Theses factors are getting high attention as the high cell efficiency achievement become more complex and expensive. More research works are involved to minimize the "cell-to-module" (CTM) loss. Our paper is aimed to focus on electrical losses due to interconnection and mismatch loss at PV modules. Research study shows that among all reasons of PV module failure 40.7% fails at interconnection. The mismatch loss in modern PV modules is very low (nearly 0.1%) but still lacks in the approach that determines all the contributing factors in mismatch loss. This review paper is related to study of interconnection loss technologies and key factors contributing to mismatch loss during module fabrication. Also, the improved interconnection technologies, understanding the approaches to mitigate the mismatch loss factors are precisely described here. This research study will give the approach of mitigating the loss and enable improvement in reliability of PV modules.

• 에너지공학
• /
• 제11권3호
• /
• pp.216-223
• /
• 2002

전력계통의 전원설비 방식은 대규모 집중전원방식과 소규모 분산전원방식으로 크게 분류할 수 있으나 지금까지의 우리나라의 전원방식은 대규모집중방식 위주로 전원계획을 수립하여 왔다. 그러나 최근에 신에너지 전원설비인 태양광, 연료전지 및 풍력발전 등의 환경 친화적인 전원방식이 급증하고 있는 추세이고 국가적으로도 이러한 전원설비를 장려하고 있다. 그러나 이러한 신에너지 전원방식은 독자적으로 모든 부하를 충당할 수 없으며 고장시 전원공급에 차질이 발생할 우려가 있어 전력계통과의 연계가 필수적이다. 따라서 본 논문에서는 이러한 여러 형태의 신에너지 전원설비 중 풍력발전시스템을 저압 및 특별고압계통에 연계하는 경우에 발생하는 보호문제에 대해서 시뮬레이션과 분석을 통해 각종 사고에 대한 보호방식과 협조방안에 대한 방안을 제시하였다.

• 경영과학
• /
• 제15권1호
• /
• pp.63-76
• /
• 1998

Reliability evaluation methodologies of the multipath MIN system are reviewed and critically compared. Some guidelines are proposed to select efficient evaluation method for the system designers to use. Considering the switch failure and repair characteristics of the MIN system, three types of Markov models are proposed for the MIN system availability models. These models can be used for the MIN performance analysis. The performance of the MIN system are supposed to vary according to the failure state of the system.

• 한국정보처리학회논문지
• /
• 제6권11호
• /
• pp.3034-3045
• /
• 1999

For efficiently providing multimedia services, distributed computing environments are specified the requirements of various services and distributed object platforms applied an object-oriented technology by TINA Consortium and OMG CORBA. Because multimedia service applications are becoming large and distributing, their servicing managing interfaces among objects are being complicated. In order to solve these defects, it is necessary to suggest a new object grouping model and specify object service/management requirements can be introduced under the object groups. We have been developed the distributed object group platform that can group all individual objects by the relating services and can supply trading functions for interconnecting between distributed objects or object groups. In this paper, we designed and implemented the Virtual Drawing Board for remote equational services on the distributed object group platform we mentioned above. As results, we designed a basic structure and service interfaces, and showed execution procedures of VDB system consisted of distributed objects and objects groups for educational services. For supporting distributed services of VDB system, we used three kinds of tools as follows; IONA orbix 2.2 of CORBA compliance as an object middleware, OrbixTrader 1.0 for interconnection of distributed objects, and the OGTG we developed for interconnection of distributed object groups and checking access rights of objects included in an arbitrary object group.

• 한국정밀공학회지
• /
• 제27권10호
• /
• pp.14-22
• /
• 2010

The most costly and time-consuming process in the fabrication of today's multi-layer circuit board is drilling interconnection holes between adjacent layers and via holes within a layer. Decreasing size of via holes being demanded and growing number of via holes per panel increase drilling costs. Component density and electronic functionality of today's multi-layer circuit boards can be improved with the introduction of cost-effective, variable depth laser drilled blind micro via holes, and interconnection holes. Laser technology is being quickly adopted into the circuit board industry but can be accelerated with the introduction of a true production laser drilling system. In order to get optimized condition for drilling to FPCB (Flexible Printed Circuit Board), we use various drill pattern as drill step. For productivity, we investigate drill path optimization method. And for the precise drilling the thermal drift of scanner and temperature change of scan system are tested.

• Journal of Electrical Engineering and Technology
• /
• 제2권1호
• /
• pp.1-9
• /
• 2007

This paper presents the effects of an increase or a decrease of a power reserve by load flow calculations under the seasonal load patterns of each country for the future power shortages faced by the metropolitan areas or by the southeastern area of South Korea in North-East Asia. In this paper, the various cases of the power system interconnections in Far-East Asia are presented, and the resulting interconnected power systems are simulated by means of a power flow analysis performed with the PSS/E 28 version tool. Data for simulation were obtained from the 2-th long term plan of electricity supply and demand in KEPCO. The power flow map is drawn from simulated data and the comparative study is done. In the future, a power flow analysis will be considered to reflect the effects of seasonal power exchanges. And the plan of assumed scenarios will be considered with maximum or minimum power exchanges during summer or winter in North-East Asian countries.

• 한국항공운항학회지
• /
• 제26권4호
• /
• pp.116-121
• /
• 2018

According to the incresement of aging aircraft, Republic of Korea Air Force (RoKAF) conducted a teardown inspection of aircraft's EWIS (electrical wiring interconnection system) to determine the status of deterioration and the influence of failure occurrences due to it. The inspected aircraft were the retired fighter jets that had been used for more than 40 years. By analyzing defect type and the defect tendency, RoKAF can establish the necessary measures for the usage extension of their fleet and furthermore, the analysis results can be used as a basic data for the preparation of it's aircraft aging. EWIS inspection was done throughout careful visual inspection technique by removing all the ducts and pipes located in the fuselage and wings. For the aircraft wiring where no damage was found, the elongation tests were performed to determine the deterioration of wiring according to the location of the aircraft. The connectors, which is the main cause of intermittent failure, were completely disassembled and inspected for internal damage such as corrosion, abrasion, and traces of foreign objects. The detected defects were classified into 4 severity levels based on the type of damage, and the classified defects were weighted according to the criticality which may affects to it's system to establish the action plan.

• 전자공학회논문지SC
• /
• 제37권6호
• /
• pp.25-34
• /
• 2000

본 논문에서 범용의 CMOS 트랜지스터 공정을 사용하여 250-Mbps 10-채널 CMOS 광 수신기 어레이칩을 설계하였다. 이러한 광 수신기 어레이는 병렬 광 신호 전송 시스템의 성능을 결정하는 가장 중요한 블록이며 이를 CMOS 트랜지스터로 설계함으로써 낮은 단가의 시스템의 구현을 가능하게 하였다. 각 데이터 채널은 집적화 된 광 검출 소자 및 여러 단의 증폭기로 구성된 아날로그 프런트-엔드, D-FF (D-flip flop)과 칩 외부 구동기로 구성된 디지털 블록으로 구성되어 있다. 전체 칩은 광 수신기 어레이와 데이터의 동기식 복원을 위해 PLL (Phase-Lock Loop) 회로로 구성 되어있다. 설계한 광 수신기 어레이 칩은 0.65-㎛ 2-poly, 2-metal CMOS 공정을 사용하여 제작하였으며, 각 채널은 ±2.5V의 전원 전압에 대하여 330㎽의 소비 전력을 보였다.