• 제목/요약/키워드: Input ripple current

검색결과 231건 처리시간 0.031초

유도 전동기 구동 시스템을 위한 PWM전압원 인버터 DC-링크 필터 설계 (Minimum DC-Link Filter in Three-phase PWM Voltage Source Inverter for Induction Motor Drive)

  • 김광섭;서범석;현동석
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 1994년도 하계학술대회 논문집 A
    • /
    • pp.495-497
    • /
    • 1994
  • Given the constraint of the AC input power factor and the DC-link voltage and current ripple in voltage source inverter, minimizing the size and cost of the DC-link fitter components is very important. This paper presents a procedure for the selection of DC-link filler element values in a three-phase PWM voltage source inverter-fed induction motor drive system, which can not only satisfy the requirements for the system performance but also minimize the filter size.

  • PDF

결합인덕터 방식을 이용한 비절연형 2단 부스트 컨버터 설계 (Design of Non-isolated 2-stage Boost Converter Using Coupled Inductors)

  • 김규동;김준구;황선희;원충연;정용채
    • 전력전자학회:학술대회논문집
    • /
    • 전력전자학회 2011년도 전력전자학술대회
    • /
    • pp.25-26
    • /
    • 2011
  • In some cases of grid connected system using photovoltaic modules, high voltage step up ratio is required. In this paper, non-isolated 2-stage cascaded boost converter with coupled inductor is proposed. Due to reduce the input current ripple and size of the inductor by using coupled inductor method, this topology is suitable for MIC(Module Integrated Converter). The operational characteristic of the proposed topology is verified through the theorical analysis, simulation and experimental waveform.

  • PDF

고역율형 단상 SRM의 토크리플 저감을 위한 구동회로 설계 (Torque Ripple Reduction Driver of Single Pulse SRM for High Power Factor)

  • 김봉철;이동희;안진우
    • 전력전자학회:학술대회논문집
    • /
    • 전력전자학회 2004년도 전력전자학술대회 논문집(1)
    • /
    • pp.308-311
    • /
    • 2004
  • A novel single-stage power factor corrected (PFC) drive for switched reluctance motor (SRM) is presented to achieve sinusoidal, near unity power factor input current. The proposed PFC SRM drive has no additional active switch. And a single-stage approach, which combines a DC link capacitor used as do source and a drive used for driving the motor into one power stage, has a simple structure and low cost. The characteristics and validity of the proposed circuit will be discussed in depth through the experimental results.

  • PDF

고효율 획득 및 입력전류 리플 저감을 위한 다상 부스트 컨버터의 제어 알고리즘 (Control Algorithm for Multi-phase Boost Converter with High Efficiency and Low Input Ripple Current)

  • 주동명;김동희;김민국;이병국
    • 전력전자학회:학술대회논문집
    • /
    • 전력전자학회 2012년도 추계학술대회 논문집
    • /
    • pp.81-82
    • /
    • 2012
  • 본 논문은 고효율 획득 및 입력전류 리플 저감을 위한 3상 부스트 컨버터의 동작 알고리즘을 제안한다. 입력전압별로 인덕터 전류에 따른 투자율 감소를 고려하여 DCM 및 BCM 동작시의 효율과 입력 전류 리플을 수식적으로 분석한다. 이에 따라 3상 부스트 컨버터를 경계 도통 모드+불연속 도통 모드의 혼합 모드에서 동작시키고 타당성을 실험을 통해 검증한다.

  • PDF

온칩된 커패시터 채배기법 적용 보상회로를 갖는 DC to DC 벅 변환기 설계 (Design of a Step-Down DC-DC converter with On-chip Capacitor multiplyed Compensation circuit)

  • 박승찬;임동균;윤광섭
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2008년도 하계종합학술대회
    • /
    • pp.537-538
    • /
    • 2008
  • A step-down DC-DC converter with On-chip Compensation for battery-operated portable electronic devices which are designed in 0.18um CMOS standard process. In an effort to improve low load efficiency, this paper proposes the PFM (Pulse Frequency modulation) voltage mode 1MHz switching frequency step-down DC-DC converter with on-chip compensation. Capacitor multiplier method can minimize error amplifier compensation block size by 20%. It allows the compensation block of DC-DC converter be easily integrated on a chip and occupy less layout area. But capacitor multiplier operation reduces DC-DC converter efficiency. As a result, this converter shows maximum efficiency over 87% for the output voltage of 1.8V (input voltage : 3.3V), maximum load current 500mA, and 0.14% output ripple voltage. The total core chip area is $mm^2$.

  • PDF

High Efficiency Buck-Converter with Short Circuit Protection

  • Cho, Han-Hee;Park, Kyeong-Hyeon;Cho, Sang-Woon;Koo, Yong-Seo
    • IEIE Transactions on Smart Processing and Computing
    • /
    • 제3권6호
    • /
    • pp.425-429
    • /
    • 2014
  • This paper proposes a DC-DC Buck-Converter with DT-CMOS (Dynamic Threshold-voltage MOSFET) Switch. The proposed circuit was evaluated and compared with a CMOS switch by both the circuit and device simulations. The DT-CMOS switch reduced the output ripple and the conduction loss through a low on-resistance. Overall, the proposed circuit showed excellent performance efficiency compared to the converter with conventional CMOS switch. The proposed circuit has switching frequency of 1.2MHz, 3.3V input voltage, 2.5V output voltage, and maximum current of 100mA. In addition, this paper proposes a SCP (Short Circuit Protection) circuit to ensure reliability.

Three-Level SEPIC with Improved Efficiency and Balanced Capacitor Voltages

  • Choi, Woo-Young;Lee, Seung-Jae
    • Journal of Power Electronics
    • /
    • 제16권2호
    • /
    • pp.447-454
    • /
    • 2016
  • A single-ended primary-inductor converter (SEPIC) features low input current ripple and output voltage up/down capability. However, the switching devices in a two-level SEPIC suffer from high voltage stresses and switching losses. To cope with this drawback, this study proposes a three-level SEPIC that uses a low voltage-rated switch and thus achieves better switching performance compared with the two-level SEPIC. The three-level SEPIC can reduce switch voltage stresses and switching losses. The converter operation and control method are described in this work. The experimental results for a 500 W prototype converter are also discussed. Experimental results show that unlike the two-level SEPIC, the three-level SEPIC achieves improved power efficiency with balanced capacitor voltages.

Two-Switch Non-Isolated Step-Up DC-DC Converter

  • Nguyen, Minh-Khai;Choi, Youn-Ok;Cho, Geum-Bae;Lim, Young-Cheol
    • Journal of Power Electronics
    • /
    • 제18권3호
    • /
    • pp.651-661
    • /
    • 2018
  • This paper suggests a new non-isolated high voltage gain DC-DC converter with two switches. The proposed two-switch converter has the following characteristics: a high voltage gain, a continuous input current with a small ripple, a reduction in the size of the inductor, and a simple circuit with only a few elements. A theoretical analysis, guidelines for parameter selection, and a comparison with conventional non-isolated high step-up converters are presented. A prototype of 250 W is set up to demonstrate the correctness of the proposed converter. Results obtained from simulations and experiments are presented.

결합 인덕터를 이용한 입력 전류 리플이 없는 고승압 캐스케이드 부스트 DC-DC 컨버터 (High Step-Up Cascade Boost DC-DC Converter Using Coupled Inductor with Ripple-Free Input Current)

  • 이신우;도현락
    • 전력전자학회:학술대회논문집
    • /
    • 전력전자학회 2018년도 전력전자학술대회
    • /
    • pp.428-429
    • /
    • 2018
  • 본 논문은 결합 인덕터를 이용한 입력 전류 리플이 없는 고승압 캐스케이드 부스트 DC-DC 컨버터를 제안한다. 기존 캐스케이드 부스트 컨버터의 단점을 보완하기 위해 제안되었다. 제안된 컨버터는 1차 부스트 단의 보조회로에 의해 입력 전류 리플이 상당히 제거되었으며 2차 부스트 단에 결합 인덕터를 적용하여 높은 전압 이득을 달성하였다. 제안된 컨버터는 이론적 해석과 200[V]-200[W]하드웨어 시작품을 제작하여 검증하였다.

  • PDF

IM(Integrated Magnetics)방식을 적용한 ZVS 하프브리지 컨버터에 관한 연구 (A study on ZVS Half-Bridge converter Using IM(Integrated Magnetics))

  • 이대혁;김용;배진용;김필수;조규만
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2005년도 춘계학술대회 논문집 전기기기 및 에너지변환시스템부문
    • /
    • pp.164-167
    • /
    • 2005
  • This paper present ZVS Half-Bridge converter Using IM(Integrated Magnetics). In converter system, magnetic components are important devices used for energy storage, energy transfer, galvanic isolation and filtering. The purposes of IM(Integrated Magnetics) are to reduce the number of magnetic components and voltage/current ripple. This topology is use of three magnetics components thus increasing the cost and size of the system. A prototype featuring 300V input, 15V output, 400kHz switching frequency, and 150W output power.

  • PDF