• 한국전기전자재료학회논문지
• /
• 제30권9호
• /
• pp.558-565
• /
• 2017

Hybrid insulators that have the advantages of both porcelain (high mechanical strength and chemical stability) as well as polymer (light weight and high resistance to pollution) insulators, can be used in place of individual porcelain and polymer insulators that are used for both mechanical support as well as electrical insulation of overhead power transmission lines. The most significant feature of hybrid insulators is the presence of porcelain/polymer interfaces where the porcelain and polymer are physically bonded. Individual porcelain and polymer insulators do not have such porcelain/polymer interfaces. Although the interface is expected to affect the mechanical/electrical properties of the hybrid insulator, systematic studies of the adhesion properties at the porcelain/polymer interface and the effect of the interface on the insulation characteristics and electric field distribution of the hybrid insulator have not been reported. In this study, we fabricated small hybrid insulator specimens with various types of interfaces and investigated the effect of the porcelain/polymer interface on the microstructure, insulating characteristics, and electric field distribution of the hybrid insulators. It was observed that the porcelain/polymer interface of the hybrid insulator does not have a significant effect on the insulating characteristics and electric field distribution, and the hybrid insulator can exhibit electrical insulating properties that are similar or superior to those of individual porcelain and polymer insulators.

• Journal of Information Display
• /
• 제6권2호
• /
• pp.16-18
• /
• 2005

Hybrid insulator pentacene thin film transistors (TFTs) are fabricated with thermally grown oxide and cross-linked polyvinylalcohol (PVA) including surface treatment by dilute ploymethylmethacrylate (PMMA) layer on $n^+$ doped silicon wafer. Through the optimization of $SiO_2$ layer thickness in hybrid insulator structure, carrier mobility is increased to more than 35 times than that of the TFT which has only a gate insulator of $SiO_2$ at the same electric field. The carrier mobility of $1.80cm^2$/V-s, subthreshold swing of 1.81 V/decade, and $I_{on}/I_{off}$ current ratio> $1.10{\times}10^5$ are obtained less than -30 V bias condition. The result is one of the best reported performances of pentacene TFTs with hybrid insulator including cross-linked PVA layer as a gate insulator at relatively low voltage operation.

• 한국정보디스플레이학회:학술대회논문집
• /
• 한국정보디스플레이학회 2005년도 International Meeting on Information Displayvol.II
• /
• pp.1291-1293
• /
• 2005

Hybrid insulator pentacene thin film transistors (TFTs) were fabricated with thermally grown oxide and cross-linked polyvinylalcohol (PVA) including surface treatment by dilute ploymethylmethacrylate (PMMA) layers on $n^+$ doped silicon wafer. Through the optimization of $SiO_2$ layer thickness in hybrid insulator structure, carrier mobility was increased to above 35 times than that of the TFT only with the gate insulator of $SiO_2$ at the same transverse electric field. The carrier mobility of 1.80 $cm^2$/V-s, subthreshold swing of 1.81 V/decade, and $I_{on}$/ $I_{off}$ current ratio > 1.10 × $10^5$ were obtained at low bias (less than -30 V) condition. The result is one of the best reported performances of pentacne TFTs with hybrid insulator including cross-linked PVA material at low voltage operation.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2010년도 하계학술대회 논문집
• /
• pp.271-271
• /
• 2010

$BaTiO_3$(BT) has high permittivity so that has been applied to dielectric and insulator materials in 3D system-level package integration. In order to achieve excellent performance of device, the BT layer should be highly dense. In this study, BT thick films were prepared by the inkjet printing method. And these films were cured at $280^{\circ}C$ after infiltration of polymer resin. As a result, we have successfully fabricated not only the inkjet-printed hybrid BT film but also metal-insulator-metal(MIM) capacitor without sintering process. Changes in the dielectric constant of BT hybrid film with particle size and packing density were investigated. The dielectric constant was increased with increasing packing density and particle size. Further, the BT hybrid film using two different size particles had even higher packing density and dielectric constant.

• 한국정보디스플레이학회:학술대회논문집
• /
• 한국정보디스플레이학회 2009년도 9th International Meeting on Information Display
• /
• pp.393-395
• /
• 2009

We fabricated oxide and oxide/organic hybrid TFTs on a glass substrate using the photolithography process under $200^{\circ}C$. We adopt the solution processed organic ferroelectric materials of P(VDF-TrFE) and polyimide (KSPI) insulator for 1-T structure memory and flexible device, respectively. All devices have successfully operated and showed the possibility of hybrid TFTs for the application to the flexible electronic devices.

• 한국초전도ㆍ저온공학회논문지
• /
• 제21권1호
• /
• pp.6-9
• /
• 2019

Developing a gate-tunable, scalable, and topologically-protectable supercurrent qubit and integrating it into a quantum circuit are crucial for applications in the fields of quantum information technology and topological phenomena. Here we propose that the nano-hybrid supercurrent transistors, a superconducting quantum analogue of a transistor, made of topological insulator nanowire would be a promising platform for unprecedented control of both the supercurrent magnitude and the current-phase relation by applying a voltage on a gate electrode. We believe that our experimental design will help probing Majorana state in topological insulator nanowire and establishing a solid-state platform for topological supercurrent qubit.

• 반도체디스플레이기술학회지
• /
• 제5권1호
• /
• pp.21-25
• /
• 2006

To improve the performance of organic thin film transistor, we investigated the properties of gate insulator's surface according to the leakage current by I-V measurement. The surface was treated by the dilute n-octadecyltrichlorosilane solution. The alkyl group of n-octadecyltrichlorosilane induced the electron tunneling and the electron tunneling current caused the breakdown at high electric field, consequently shifting the breakdown voltage. The 0.5% sample with an electron-rich group was found to have a large leakage current and a low barrier height because of the effect of an energy barrier lowered by, thermionic current, which is called the Schottky contact. The surface properties of the insulator were analyzed by I-V measurement using the effect of Poole-Frankel emission.

• 한국전기전자재료학회논문지
• /
• 제22권12호
• /
• pp.1009-1013
• /
• 2009

In this study, we have been synthesized the dielectric layer using pure organic and organic-inorganic hybrid precursor on flexible substrate for improving of the organic thin film transistors (OTFTs) and, design and fabrication of organic thin-film transistors (OTFTs) using small-molecule organic semiconductors with pentacene as the active layer with record device performance. In this work OTFT test structures fabricated on polymerized substrates were utilized to provide a convenient substrate, gate contact, and gate insulator for the processing and characterization of organic materials and their transistors. By an adhesion development between gate metal and PI substrate, a PI film was treated using $O_2$ and $N_2$ gas. The best peel strength of PI film is 109.07 gf/mm. Also, we have studied the electric characteristics of pentacene field-effect transistors with the polymer gate-dielectrics such as cyclohexane and hybrid (cyclohexane+TEOS). The transistors with cyclohexane gate-dielectric has higher field-effect mobility, $\mu_{FET}=0.84\;cm^2/v_s$, and smaller threshold voltage, $V_T=-6.8\;V$, compared with the transistor with hybrid gate-dielectric.

• International Journal of Fuzzy Logic and Intelligent Systems
• /
• 제1권1호
• /
• pp.87-94
• /
• 2001

Silicon nitride films grown by plasma-enhanced chemical vapor deposition (PECVD) are useful for a variety of applications, including anti-reflecting coatings in solar cells, passivation layers, dielectric layers in metal/insulator structures, and diffusion masks. PECVD systems are controlled by many operating variables, including RF power, pressure, gas flow rate, reactant composition, and substrate temperature. The wide variety of processing conditions, as well as the complex nature of particle dynamics within a plasma, makes tailoring SiN film properties very challenging, since it is difficult to determine the exact relationship between desired film properties and controllable deposition conditions. In this study, SiN PECVD modeling using optimized neural networks has been investigated. The deposition of SiN was characterized via a central composite experimental design, and data from this experiment was used to train and optimize feed-forward neural networks using the back-propagation algorithm. From these neural process models, the effect of deposition conditions on film properties has been studied. A recipe synthesis (optimization) procedure was then performed using the optimized neural network models to generate the necessary deposition conditions to obtain several novel film qualities including high charge density and long lifetime. This optimization procedure utilized genetic algorithms, hybrid combinations of genetic algorithm and Powells algorithm, and hybrid combinations of genetic algorithm and simplex algorithm. Recipes predicted by these techniques were verified by experiment, and the performance of each optimization method are compared. It was found that the hybrid combinations of genetic algorithm and simplex algorithm generated recipes produced films of superior quality.

• 한국광학회지
• /
• 제33권4호
• /
• pp.177-186
• /
• 2022

표면 플라즈몬 공명 센서에서 센서의 성능은 민감도(nm/RIU)와 분해능인 공명 픽의 형태에 의해서 결정된다. 이러한 특성은 센서에 활용되는 구조체의 물질과 구조적 특성에 따라 달라진다. 본 연구에서는 insulator-metal-insulator (IMI) 다중 층 구조를 기반으로 한 표면 플라즈몬 공명 센서 구조의 최적화 과정을 통해 센싱 레이어의 굴절률 변화에 대한 높은 민감도 달성과 동시에 좁은 full width at half maximum (FWHM)과 픽의 깊이 이 두 가지의 요소를 기반으로 한 분해능이 큰 공명 픽을 형성하도록 하는 구조를 찾았다. 이 구조를 통해 센싱 레이어의 굴절률이 1.45-1.46 범위에서 변화할 때 FWHM = 11.92 nm, 픽 깊이 93.1%의 공명 픽이 형성되었고 최대 8,390 nm/RIU의 민감도 성능을 확인했다. 특히 금 박막을 활용한 파장 기반의 표면 플라즈몬 센서는 공명 픽의 너비 확장이 발생하나 금 박막을 사용하고도 좁은 FWHM을 달성함에 의의가 있다. 본 연구에서 제안하는 다중 층 설계를 기반으로 한 센서는 미세한 굴절률 변화 값에 대한 높은 민감도와 더불어 높은 분해능을 가지는 파장 기반 표면 플라즈몬 센서로 활용 가능하다.