• Title/Summary/Keyword: High-Speed Processing

Search Result 2,189, Processing Time 0.032 seconds

Measurement of Viscosity and Numerical Analysis of High Speed Injection Molding for Thin-Walled LGP (박형 도광판의 고속사출성형을 위한 수지 점도 측정 및 수치해석)

  • Jung, T.S.;Kim, J.S.;Ha, S.J.;Cho, M.W.
    • Transactions of Materials Processing
    • /
    • v.23 no.1
    • /
    • pp.41-48
    • /
    • 2014
  • The light guide plate has become the major component for the backlight module in general information technology products (e.g. mobile phones, monitors, etc.). High speed injection molding has been adopted for thin walled LGP giving advantages such as weight, shape, size, and reduction in production costs. In the current study, the rheological characteristics of high liquidity plastic resin PC(HL8000) were measured using a capillary rheometer to improve the reliability of the numerical analysis for high speed injection molding. With the measured viscosity and PVT of PC(HL8000), numerical analysis of injection molding was conducted using the simulation software(Moldflow). Filling time and deflection were predicted and compared with those of traditional PC resins(H3000, H4000). The results show that PC(HL8000) has significantly different rheological characteristics during high speed injection molding. Hence proper properties of the resin should be used to improve the accuracy of numerical predictions.

Effects of Spinning Conditions on Properties of Polyester Yarn Prepared using an Ultra-high-speed Melt Spinning Technique Equipped with a Steam Chamber

  • Ho, Yo-Seung;Kim, Hak-Yong;Jin, Fan-Long;Park, Soo-Jin
    • Bulletin of the Korean Chemical Society
    • /
    • v.31 no.11
    • /
    • pp.3252-3258
    • /
    • 2010
  • In this study, the effects of the various parameters of spinning and drawing processes on the properties of polyester full drawn yarn (FDY) prepared by steam processing during high-speed spinning were investigated using several techniques. The wet shrinkage ratio of the FDY was able to be manipulated by controlling the temperature and draw ratio. The FDY made using the steam high speed spinning technique exhibited identical properties (such as tenacity, elongation, and wet shrinkage ratio) to that of regular FDY, made using the spin-draw process. FDY prepared using the steam process during high-speed spinning showed excellent dyeability. The dye pick-up of the polyester yarn spun at high-speed spinning was found to be improved when dyed under an atmospheric pressure of $100^{\circ}C$. This result was the same as regular FDY dyed under a high pressure of $130^{\circ}C$.

A Study on the Precision Hole Machiningof Pre Hardened Mould Steel (프리하든 금형강의 정밀 홀 가공에 관한 연구)

  • Lee, Seung-Chul;Cho, Gyu-Jae;Park, Jong-Nam
    • Journal of the Korean Society of Manufacturing Process Engineers
    • /
    • v.11 no.2
    • /
    • pp.98-104
    • /
    • 2012
  • In this paper, precision processing is carried out for the pre hardened steel(HRC 54), which is one of injection mould materials. Processing characteristics are estimated according to the number of tool cutting blade and roundness is observed by the 3-Dimensional measuring machine. The surface roughness affected by the wire electric discharge machining are measured. Cutting component force of STAVOX is the highest in condition of 2F processing because load per a blade of cutting tool is high. Especially, the difference in Fz is over 20N by cutting load. The slower spindle rotation speed and tool feed rate are, the better cutting component force is. The roundness of hole processed in condition of 4F is good because feed rate is able to be fast. When rotation speed is increased, the surface roughness is decreased. The surface roughness acquired in condition of 2F processing is higher about 50% than 4F processing.

Synchronization for IR-UWB System Using a Switching Phase Detector-Based Impulse Phase-Locked Loop

  • Zheng, Lin;Liu, Zhenghong;Wang, Mei
    • ETRI Journal
    • /
    • v.34 no.2
    • /
    • pp.175-183
    • /
    • 2012
  • Conventional synchronization algorithms for impulse radio require high-speed sampling and a precise local clock. Here, a phase-locked loop (PLL) scheme is introduced to acquire and track periodical impulses. The proposed impulse PLL (iPLL) is analyzed under an ideal Gaussian noise channel and multipath environment. The timing synchronization can be recovered directly from the locked frequency and phase. To make full use of the high harmonics of the received impulses efficiently in synchronization, the switching phase detector is applied in iPLL. It is capable of obtaining higher loop gain without a rise in timing errors. In different environments, simulations verify our analysis and show about one-tenth of the root mean square errors of conventional impulse synchronizations. The developed iPLL prototype applied in a high-speed ultra-wideband transceiver shows its feasibility, low complexity, and high precision.

Study on the Morphology of the PC/ABS Blend by High Shear Rate Processing (PC/ABS 블렌드의 고속전단성형에 따른 모폴로지 변화에 관한 연구)

  • Lee, Dong Uk;Yong, Da Kyoung;Lee, Han Ki;Choi, Seok Jin;Yoo, Jae Jung;Lee, Hyung Il;Kim, Seon-Hong;Lee, Kee Yoon;Lee, Seung Goo
    • Korean Chemical Engineering Research
    • /
    • v.52 no.3
    • /
    • pp.382-387
    • /
    • 2014
  • The PC/ABS blends were manufactured with high shear rate processing. Changes of the blend morphology were analyzed according to the screw speed and processing time. To find optimal conditions of the high shear rate processing of the PC/ABS blend, blend morphology and size of the dispersed phase, ABS, were observed with a SEM. Also, tensile properties of the PC/ABS blends were measured to investigate the effect of the high shear rate process with the screw speed of 500 rpm to 3000 rpm for processing times of 10s to 40s. Especially, to observe the dispersed phase of the PC/ABS blend clearly, fracture surfaces of the PC/ABS blend were etched with chromic acid solution. As screw speed and processing time increase, dispersed phase size of the PC/ABS blend decreases and mechanical properties of the blend decrease as well. Especially, at screw speed over than 1000 rpm of high shear rate processing, mechanical properties of the PC/ABS blends decrease drastically due to the degradation of the blend during the high shear rate processing. Consequently, the optimal condition of screw speed of the high shear processing of the PC/ABS blend is set at 1000rpm, in this study. Under optimal condition, the PC/ABS blend has relatively high mechanical properties with the relatively stable micro-structure having nanometer scale dispersed phase.

Development of Data Tansfer Program Using USB Interface (USB 인터페이스를 이용한 데이터 전송프로그램 개발)

  • Jeon, Se-Il;Lee, Du-Bok
    • The Transactions of the Korea Information Processing Society
    • /
    • v.7 no.5
    • /
    • pp.1553-1558
    • /
    • 2000
  • The development of recent computer and communication technology has changed Automation System using communication network, and the new USB substituted with Serial Communication is already developed and now popular. In this paper, High speed data transfer system design using USB interface and communication application simulated for the situation is introduced. Base on USB, we can use additive function efficiently coped with former field device. The 'Winsock Connection USB Ternimal,' designed for hardware simulation, control the field device connected by USB, and provide the way for remote control of field device by Telnet connection through TCP/IP. That theorem can guarantee controlling direct input dta of user, and acuate function of field device using USB Packet Transmission. As a result of amy research, this communication application system identified good operation of field device with those of former field device. Another result of the experiment of hardware operation, we obtained accomplishment that the sufficient bandwidth guarantee of USB has high speed and high performance, and reduce the occupancy of system.

  • PDF

Development of a High Speed Asynchronous FIFO Compiler (고속 비동기식 FIFO 생성기 개발)

  • Lim, Ji-Suk;Chun, Ik-Jae;Kim, Bo-Gwan
    • Proceedings of the Korea Information Processing Society Conference
    • /
    • 2002.04a
    • /
    • pp.617-620
    • /
    • 2002
  • 본 논문에서는 single bank와 multi bank FIFO를 지원하는 CMOS FIFO memory compiler를 개발 검증하였다. 이 컴파일러를 사용해서 설계자는 구현하고자 하는 어플리케이션에 적합한 high speed, high density, low power를 갖는 on-chip memory를 빠른 시간에 만들어 낼 수 있으므로 설계 시간을 절약할 수 있다. 이와 더불어 설계된 FIFO 의 시뮬레이션을 지원하기위한 Verilog 시뮬레이션 모델을 제공하였다. 현재 FIFO를 구성하는 단위 셀들은 0.6um 3-metal 공정을 이용하여 설계하였으며 공정의 변화에 따라 대상 공정에 맞도록 단지 몇 개의 단위 셀만을 재 설계하고 그에 대한 정보를 갱신해줌으로써 공정의 변화에 대처 할 수 있도록 하였다. 설계된 컴파일러를 이용해 생성된 FIFO 는 표준 셀 라이브러리를 이용한 합성 가능한 FIFO에 대하여 $16bit{\times}16word$ FIFO에서 면적면에서 93%, 속도면에서 70%의 향상을 보였다.

  • PDF

A Column-Aware Index Management Using Flash Memory for Read-Intensive Databases

  • Byun, Si-Woo;Jang, Seok-Woo
    • Journal of Information Processing Systems
    • /
    • v.11 no.3
    • /
    • pp.389-405
    • /
    • 2015
  • Most traditional database systems exploit a record-oriented model where the attributes of a record are placed contiguously in a hard disk to achieve high performance writes. However, for read-mostly data warehouse systems, the column-oriented database has become a proper model because of its superior read performance. Today, flash memory is largely recognized as the preferred storage media for high-speed database systems. In this paper, we introduce a column-oriented database model based on flash memory and then propose a new column-aware flash indexing scheme for the high-speed column-oriented data warehouse systems. Our index management scheme, which uses an enhanced $B^+$-Tree, achieves superior search performance by indexing an embedded segment and packing an unused space in internal and leaf nodes. Based on the performance results of two test databases, we concluded that the column-aware flash index management outperforms the traditional scheme in the respect of the mixed operation throughput and its response time.

Development of Laser Printing System for High Speed (초고속 레이저 프린터 시스템의 개발)

  • Gil, Sang Geun;Eun, Jae Jeong;Baek, Nam Sik;Jeon, Seok Hee;Kim, Nam;Park, Han Kyu
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.24 no.2
    • /
    • pp.331-337
    • /
    • 1987
  • This is paper, we represent the laser printing system as the new technique in computer output printing. Laser printer, which can process a lot of information for high speed and high resolution, has been designed and realized in our design performance. Optical signal processing and data processing technique are described. Also the requirements for the optical components and their implementations are discussed. The arbitrary patterns, Korean and Chinese characters are given as printed outputs actually.

  • PDF

Design of R=1/2, K=7 Type High Speed Viterbi Decoder with Circularly Connected 2-D Analog Parallel Processing Cell Array (아날로그 2차원 셀의 순환형 배열을 이용한 R=l/2. K=7형 고속 비터비 디코더 설계)

  • 손홍락;김형석
    • The Transactions of the Korean Institute of Electrical Engineers D
    • /
    • v.52 no.11
    • /
    • pp.650-656
    • /
    • 2003
  • A high speed Viterbi decoder with a circularly connected 2-dimensional analog processing ceil array Is proposed. The proposed Viterbi .decoder has a 2-dimensional parallel processing structure in which an analog processing cell is placed at each node of a trellis diagram, the output column of the analog processing cells is connected to the decoding column, and thus, the output(last) column becomes a column right before the decoding(first) column. The reference input signal given at a decoding column is propagated to the whole network while Its magnitude is reduced by the amount of a error metric on each branch. The circuit-based decoding is done by adding a trigger signals of same magnitudes to disconnect the path corresponding to logic 0 (or 1) and by observing its effect at an output column (the former column of the decoding column). The proposed Viterbi decoder has advantages in that it is operated with better performance of error correction, has a shorter latency and requires no path memories. The performance of error correction with the proposed Viterbi decoder is tested via the software simulation.