• Title/Summary/Keyword: High-Speed Circuit

Search Result 1,097, Processing Time 0.024 seconds

A High Frequency Op-amp for High Speed Signal Processing (고속신호처리를 위한 고주파용 Op-Amp 설계)

  • 신건순
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.6 no.1
    • /
    • pp.25-29
    • /
    • 2002
  • There is an increasing interest in high-speed signal processing in modern telecommunication and SC circuit, HDTV, ISDN. There are many methods of high-speed signal processing. This paper describes a design approach for the realization of high-frequency Op-amp in CMOS technology. A limiting factor in Op-amp based analog integrated circuits is the limited useful frequency range. this thesis will develop a CMOS op-amp architecture with improved gainband width product with this technique an op-amp will achieve up to 170MHz (CL=2pF) unity-gain frequency with a 1.2-micron design rule. This CMOS op-amp is particularly suitable for achieving wide and stable closed-loop band widths, such as required in high-frequency SC filters, high-speed analog circuits.

Electromagnetic Actuator with Novel Electric Brake for Circuit Breaker

  • Bae, Byungjun;Kim, Minjae
    • Journal of Magnetics
    • /
    • v.21 no.3
    • /
    • pp.340-347
    • /
    • 2016
  • At the stroke end of an electromagnetic circuit breaker, the high speed of the mover makes a huge impact at the contact point, which induces the rebound problem of the mover that causes a breaker failure. Thus, a speed reduction equipment is required to address such problems. This study suggests to use an electric brake reduces the speed at the end of the stroke. The proposed circuit breaker which adopts the electric brake has a variable speed reduction function such that the continued rebound phenomenon ceases to occur. The electric brake is designed by the Finite Element Method (FEM) and the circuit and motion equations are solved using Time Difference Method (TDM). The comparisons between the simulation and experiments demonstrated the usefulness and validity of this study.

Development of Superconductive Arithmetic and Logic Devices (초전도 논리연산자의 개발)

  • Kang J. H
    • Progress in Superconductivity
    • /
    • v.6 no.1
    • /
    • pp.7-12
    • /
    • 2004
  • Due to the very fast switching speed of Josephson junctions, superconductive digital circuit has been a very good candidate fur future electronic devices. High-speed and Low-power microprocessor can be developed with Josephson junctions. As a part of an effort to develop superconductive microprocessor, we have designed an RSFQ 4-bit ALU (Arithmetic Logic Unit) in a pipelined structure. To make the circuit work faster, we used a forward clocking scheme. This required a careful design of timing between clock and data pulses in ALU. The RSFQ 1-bit block of ALU used in this work consisted of three DC current driven SFQ switches and a half-adder. We successfully tested the half adder cell at clock frequency up to 20 GHz. The switches were commutating output ports of the half adder to produce AND, OR, XOR, or ADD functions. For a high-speed test, we attached switches at the input ports to control the high-speed input data by low-frequency pattern generators. The output in this measurement was an eye-diagram. Using this setup, 1-bit block of ALU was successfully tested up to 40 GHz. An RSFQ 4-bit ALU was fabricated and tested. The circuit worked at 5 GHz. The circuit size of the 4-bit ALU was 3 mm ${\times}$ 1.5 mm, fitting in a 5 mm ${\times}$ 5 mm chip.

  • PDF

Improved Torque Calculation of High Speed Permanent Magnet Motor with Compressor Loads Using Measured Power Factor Angle and Analytical Circuit Parameters

  • Choi, Jang-Young;Jang, Seok-Myeong;Lee, Sung-Ho
    • Journal of international Conference on Electrical Machines and Systems
    • /
    • v.2 no.2
    • /
    • pp.159-164
    • /
    • 2013
  • Difficulty of torque measurements in high-speed permanent magnet (HSPM) motors has necessitated the development of improved torque calculations. Hence, this paper presents an analytical torque calculation of a high speed permanent magnet (HSPM) motor based on the power factor angle. On the basis of analytical magnetic field solutions, the equations for circuit parameters such as back-emf and synchronous inductance are derived analytically. All analytical results are validated extensively by non-linear finite element (FE) calculations and measurements. The internal angle (${\delta}$) between the back-emf and the phase current is calculated according to the rotor speed by using analytical circuit parameters and the measured power factor because this angle is not measured but estimated in case of sensorless drive of the HSPM motor, significantly affecting torque calculation. Finally, the validity of the torque analysis method proposed in this paper is confirmed, by showing that the torque calculated on the basis of the internal angle is in better agreement with the measurements.

A Study on Implementation of LV circuit analysis simulator for Reliability Evaluation (신뢰성 평가를 위한 LV 회로 분석시뮬레이터 구현에 관한 연구)

  • 장영건;조경환;박계서;최권희
    • Proceedings of the KSR Conference
    • /
    • 2000.11a
    • /
    • pp.602-609
    • /
    • 2000
  • This study is concerned with analysis and reliability evaluation of LV circuit in Cab Cubicle system which controls train to keep safety in High Speed Train. LV circuit is operated with diagnosis system as safety system. In this paper, we suggest a design and an implementation method to analyze LV circuit or trace fault area in LV circuit. This simulator uses 28 package modules and examines input and output by equations. So, user can trace where is fault area. The implemented system can be expected to be useful for long term test and evaluation of circuit in high speed train systems. We expect reduction to diagnosis area or repair time by this simulator.

  • PDF

Design and Analysis of Power Circuit Breaker Mechanism Based on the Dynamic Model (동적모델에 기반한 고압회로차단기의 설계 및 해석)

  • Kwon, B.H.;Ahn, K.Y.;Oh, I.S.;Seo, J.M.;Kim, S.H.
    • Proceedings of the KSME Conference
    • /
    • 2001.06b
    • /
    • pp.476-481
    • /
    • 2001
  • In this paper, based on the developed dynamic model of a vacuum circuit breaker mechanism, the development of the new circuit breaker with less energy mechanism is focused. The energy flow analysis of the original mechanism is carried out to show where the elastic potential energies of pre-loaded springs are transmitted. Through energy flow analysis, the concept design of the new circuit breaker with less energy mechanism is proposed, and then the detailed design is carried out through the design process based on the verified dynamic model. Comparing simulation results with experiment using a high-speed camera, the appropriateness of the proposed design procedures for the rapid circuit breaker mechanism is shown.

  • PDF

Development of High Speed Peak-hold Circuit for Gamma-ray (감마선용 고속 피크홀드회로의 개발)

  • Choi, Ki-seong;Che, Gyu-shik
    • Journal of Advanced Navigation Technology
    • /
    • v.20 no.6
    • /
    • pp.612-616
    • /
    • 2016
  • Gamma-ray must be detected and processed immedietely after generation of it in the circumstances where it exists. Software methology may be used to process randomly generated signals, but its memory size and processing time become large. By the way, the hardware circuit to detect randomly generated signals is generalized in industrial site, while those circuits are not able to answer to the cases whose amplitude are very small and also speed high. We researched and developed hardware based peak-hold circuit that is able to detect peaks of gamma-ray signals through direct reading out their values by ADC at the time of maximum reaching for the small amplitude and high speed signals, and proposed and estimated its results in this paper. This peak-hold circuit is adequate to use in the radiation circumstances in which the gamma-rays are heavy because its circuit can catch high speed signals efficiently without software signal processing supports.

A Novel Cell Balancing Circuit for Fast Charge Equalization (빠른 전하 균일화를 위한 새로운 구조의 셀 밸런싱 회로)

  • Park, Dong-Jin;Choi, See-Young;Kim, Yong-Wook;Kim, Rae-Young
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.20 no.2
    • /
    • pp.160-166
    • /
    • 2015
  • This study proposes an improved cell balancing circuit for fast equalization among lithium-ion (Li-ion) batteries. A simple voltage sensorless charge balancing circuit has been proposed in the past. This cell balancing circuit automatically transfers energy from high-to low-voltage battery cells. However, the circuit requires a switch with low on-resistance because the balancing speed is limited by the on-resistance of the switch. Balancing speed decreases as the voltage difference among the battery cells decrease. In this study, the balancing speed of the cell balancing circuit is enhanced by using the auxiliary circuit, which boosts the balancing current. The charging current is determined by the nominal battery cell voltage and thus, the balancing speed is almost constant despite the very small voltage differences among the batteries. Simulation results are provided to verify the validity of the proposed cell balancing circuit.

A Low-Noise and Small-Size DC Reference Circuit for High Speed CMOS A/D Converters

  • Hwang, Sang-Hoon;Song, Min-Kyu
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.7 no.1
    • /
    • pp.43-50
    • /
    • 2007
  • In a high-speed flash style or a pipelining style analog-to-digital converter (A/D converter), the DC reference fluctuation caused by external noises becomes serious, as the sampling frequency is increased. To reduce the fluctuations in conventional A/D converters, capacitors have been simply used, but the layout area was large. Instead of capacitors, a low-noise and small-size DC reference circuit based on transmission gate (TG) is proposed in this paper. In order to verify the proposed technique, we designed and manufactured a 6-bit 2GSPS CMOS A/D converter. The A/D converter is designed with a 0.18um 1-poly 6-metal n-well CMOS technology, and it consumes 145mW at 1.8V power supply. It occupies the chip area of 977um by 1040um. The measured result shows that SNDR is 36.25 dB and INL/DNL is within 0.5LSB, even though the DC reference fluctuation is serious.

Dynamic Analysis of Air Circuit Breaker with Spring-Actuated Linkage (스프링구동 링크를 가진 기중 회로차단기의 동적 분석)

  • 안길영;권병희;오일성;윤영관;최종웅
    • Proceedings of the Korean Society of Precision Engineering Conference
    • /
    • 1997.10a
    • /
    • pp.812-815
    • /
    • 1997
  • A dynamic model of air circuit breaker with a spring-actuated linkage is derived, and its validation for analysis and design, particularly appropriateness for an analysis of high-speed motion behavior are checked through experiments. The dynamic model is developed through the modeling process based on ADAMS and Pro/Engineer. The simulation results of derived dynamic models for the rapid closing and opening operations are compared with actual responses using a high-speed camera and investigated to validate their usefulness.

  • PDF