• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2003년도 하계종합학술대회 논문집 II
• /
• pp.903-906
• /
• 2003

In this paper, we proposed high slew-rate and low-power OP-AMP of the data driver for TFT-LCDs. Proposed OP-AMP contains newly developed rail-to-rail class-AB input circuit which enables the low-quiescent current and high slew-rate OP-AMP. The slew-rate and the quiescent current of the proposed OP-AMP are 31.2V/$\mu$sec and 5$\mu$A, respectively.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2003년도 하계종합학술대회 논문집 II
• /
• pp.1011-1014
• /
• 2003

We proposed a new two-stage operational amplifier that increases the slew rate by adding some simple circuitry to the conventional structure. The proposed circuit is simulated by HSPICE and the slew rate of the proposed circuit is improved more than 10 times than that of conventional one in slewing state without considerable increments in area and power consumption.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제14권5호
• /
• pp.688-696
• /
• 2014

A slew-rate control method of LCD driver ICs is introduced to increase uniformity between adjacent driver ICs and reduce power consumption. The slew rate of every voltage follower is calibrated by a feedback algorithm during the non-displaying period. Under normal operation mode, the slew rate is dynamically controlled for improving power efficiency. Experimental results show that the power consumption is reduced by 16% with a white pattern and by 10% with a black pattern, and display defects are successfully eliminated.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제13권4호
• /
• pp.263-271
• /
• 2013

A low dropout regulator (LDO) with fast transient responses is presented. The proposed LDO eliminates the trade-off between slew rate and unity gain bandwidth, which are the key parameters for fast transient responses. In the proposed buffer, by changing the slew current path, the slew rate and unity gain bandwidth can be controlled independently. Implemented in $0.18-{\mu}m$ high voltage CMOS, the proposed LDO shows up to 200 mA load current with 0.2 V dropout voltage for $1{\mu}F$ output capacitance. The measured maximum transient output voltage variation, minimum quiescent current at no load condition, and maximum unity gain frequency are 24 mV, $7.5{\mu}A$, and higher than 1 MHz, respectively.

• 한국정보디스플레이학회:학술대회논문집
• /
• 한국정보디스플레이학회 2003년도 International Meeting on Information Display
• /
• pp.72-75
• /
• 2003

For the analog output buffer in the data driver for large size and high resolution TFT-LCDs, we proposed operational amplifier (op-amp) which contains newly developed transconductance-boosted input stage which enables the low-power consumption and the high slew-rate. The slew-rate and the quiescent current of the proposed op-amp are $6.1V/{\mu}sec$ and $8{\mu}A$, respectively.

• 한국정보디스플레이학회:학술대회논문집
• /
• 한국정보디스플레이학회 2002년도 International Meeting on Information Display
• /
• pp.530-532
• /
• 2002

We have developed a low-power, high slew-rate OP-AMP for large size and high resolution TFT-LCDs which have 8${\mu}$A quiescent current with settling time less than 6${\mu}$sec. The proposed OP-AMP contains newly developed the driving circuit of class-AB output stage which can achieve a low quiescent current less than 8${\mu}$A and a slew-rate higher than 3.14V/${\mu}$sec.

• 한국마이크로전자및패키징학회:학술대회논문집
• /
• 한국마이크로전자및패키징학회 2006년도 ISMP 2006
• /
• pp.293-316
• /
• 2006

[ $\blacksquare$ ] I/O Signal $\square$ We see adequate margin for the RC B design $\square$ Minimum ODW value is 328ps using Ac to DC measurement for the read case. $\square$ Minimum ODW value is 350ps using AC to DC mesurement method for the write case. $\blacksquare$ CLK Signal $\square$ The slew-rate decreases when the Cterm value increases $\square$ Lower slew-rate could effect delay and jitter. $\square$ There are some ldge issues during transitions with lower Cterm and without Cterm. $\square$ Our recommendation for the Cterm value range is between 1.5pF to 2.4pF. $\blacksquare$ ADD/CMD/Ctrl Signal $\square$ High output slew-rate at low VDD causes ring back that reduces voltage margin because of x-talk. $\square$ 30ohm Rterm for the CTRL signal shows a better signal integrity result compared to 36ohm.

• 한국정보통신학회논문지
• /
• 제23권4호
• /
• pp.431-437
• /
• 2019

전력선 통신(PLC: Power Line Communication)은 저비용으로 고속 전송이 가능하여 스마트 그리드와 연계하여 다양하게 활용되고 있다. 그러나 전력선 채널은 임펄스 잡음으로 인하여 많은 문제가 있어 이를 해결하기 위하여 다양한 연구가 진행되어 왔다. 최근에는 아날로그 신호에 대한 비선형 필터에 적응형 clippling을 사용하는 ACDL(Adaptive Cannonical Differential Limiter)이 제안되었다. 본 논문에서는 이의 특성을 분석하고 간략화하여 오버샘플링된 디지털신호에 대해 slew rate를 검출하는 방안과 유사함을 보였다. 제안된 방식은 모의 실험으로 PRIME 표준에서 성능을 검증하여 ACDL과 동일 수준 이상의 성능을 가지면서도 훨씬 간단히 구현이 가능한 장점을 확인하였다. BER 성능은 동등하면서도 복잡도는 10%이하로 줄어든다.

• 한국정보통신학회:학술대회논문집
• /
• 한국정보통신학회 2013년도 추계학술대회
• /
• pp.726-729
• /
• 2013

본 논문에서는 LCD source driver IC의 output buffer op-amp로 사용가능한 저소비전력 및 높은 슬루율을 갖는 CMOS rail-to rail 입/출력 op-amp를 설계하였다. 제안한 op-amp는 기존의 출력단 Class-AB 단에 새로이 설계한 Class-B control단을 추가하여 저소비전력과 높은 슬루율을 갖게 하였다. 시뮬레이션 결과 제안된 op-amp는 소비전력이 1.19mW로 감소하였으며 사용한 부하커패시터 (10nF)를 기준으로 슬루율은 6.5V/us로 확인되었다.

• Journal of Power Electronics
• /
• 제4권2호
• /
• pp.87-95
• /
• 2004

A new fast-response high-current clamp DC-DC converter circuit design is presented that will meet the requirements and features of the new generation of microprocessors and digital systems. The clamp in the proposed converter amplifies the current in case of severe load changes and is able to produce high slew rate of output current and capability to keep constant the output voltage. This proposed high-current clamp technique is theoretically loss less, low cost and easy to implement with simple control scheme. This is modified from a basic buck topology by replacing the output inductor with two magnetically coupled inductors. Inductors are difference in inductance, one has large inductance and other has small inductance. The inductor with small inductance will take over the output inductor during fast load transient. It speedup the output current slew rate and reduce the output voltage drop in the case of heavy burden load changes.