

# **High Speed Memory Module**

**Hyo-Suk Yu**

**(Hynix Semiconductor Inc./Korea)**



# HIGH SPEED MEMORY MODULE DESIGN

Sep. 28, 2006  
ADVANCED DESIGN TEAM  
H.S.RYU

## CONTENTS

- INTRODUCTION
- HIGH SPEED M/M TREND
- DESIGN PROCESS
- CONSIDERATION FACTORS
- APPENDIX
  - DESIGN EXAMPLE
  - VERIFICATION SIMULATION


## **INTRODUCTION**

- According as the system operating frequency increasing rapidly, the high speed memory module is also needed.
- There are lots of consideration factors to minimize the noise due to the high speed operating.
- We should design the memory module to get the good signal integrity in consideration of the noise factors.

## **HIGH SPEED MEMORY MODULE TREND**

## NEW MEMORY MODULE TYPE

- Desktop system
  - Unbuffered DIMM → x8 , x16 based on DDR2 and DDR3
- Laptop system
  - SODIMM → x8, x16 based on DDR2 and DDR3
- Low-end server system
  - Registered DIMM → x4, x8 based on DDR2
  - VLP DIMM → x4, x8 based on DDR3
- High-end server system
  - FBDIMM based on DDR2
  - FBDIMM2 based on DDR3



5

**hynix**  
Semiconductor

## MEMORY MODULE TREND

- Traditional Memory Module
  - Simplified Stack-up [4L/6L]
  - Single  $Z_0$  control
  - Simple and Perfect referencing scheme.
- New Structure due to the high speed memory module.*
  - Multi-layer ( 10 Layer ~ )
  - Low power consumption
  - Multiple characteristic impedance control for the same signal.
  - Heat sink for thermal issue on the DIMM
  - Complex termination scheme to improve the signal integrity

6

**hynix**  
Semiconductor

## MEMORY MODULE TREND

- **New Structure due to the high speed memory module.**
  - **Violence for the traditional referencing of the power distribution**
  - **Layer x-talk due to the thinner space between signal layers.**

## DESIGN PROCESS

## Design Process

- Pre-simulation to find the solution which is satisfied with the SPEC.**
  - Check the lots of feasibilities
  - Interface modeling
  - Make up the system assumptions
    - Driver type & strength
    - Loading condition
    - Net Topology
    - Target Z0
    - Termination scheme
    - Allowance the x-talk
    - Referencing rule

## Design Process

- Design & Check**
  - Design with assumptions from the pre-simulation
  - What is the mechanical problem?
- Post-simulation**
  - Check the real design
  - Timing & voltage margin check
  - Revise the design file to improve the signal integrity
- Measurement**
  - Function & application test
  - Feedback to design

# CONSIDERATION FACTORS

## How to improve the design?


- Four ways to mitigate the impact of the reflection on the channel**
  - Decreasing operating frequency*
  - Simplified net topology*
  - Short channel length compared to the wave length*
  - Adequate termination scheme for each signal group**
- Improve the off-chip PDN**
  - Discontinuity factors – Socket/Package/Return Path**
  - Decoupling capacitor optimizing**
- Optimized consideration factors which are as follows.**



## CONSIDERATION FACTORS

### □ X-talk


- Optimized connector pin assign with PWR/GND.
- According as the vertical space closing up, x-talk between layers is serious compared to x-talk on the same layer.
- This x-talk causes the impedance mismatch and impedance mismatch may cause noise.
- To avoid coupling between Layers for the strip line.



13

## CONSIDERATION FACTORS


- X-talk noise effect from the vertical space
  - Vertical space = 90, 120, 150, 180
  - Offset = 0



14

## CONSIDERATION FACTORS

- X-talk noise effect from offset
  - Vertical space = 90
  - Offset = 0, 100, 200, 300
- According as offset increasing, x-talk noise is decreasing dramatically.




15

## CONSIDERATION FACTORS

- Example waveform

Near-end Crosstalk Waveform  
Vertical space: 90  $\mu$ m  
Offset = 0





We can see the near-end x-talk at the 90 $\mu$ m vertical space and zero offset.

16



## CONSIDERATION FACTORS

- Simulation Results – with Crosstalk vs. without x-talk

Vertical space = 90  
Offset = 0





Vertical space = 150  
Offset = 200



## CONSIDERATION FACTORS

- Termination method




- Signal integrity can be improved with the damping resistor.
- Location of  $R_{DAMP}$  is also important.

## CONSIDERATION FACTORS

### Off-chip PDN

- Improving or shifting the resonance point to prevent from the noise at the specific frequency using the bulk capacitors and the decoupling capacitors.




- Power noise is improved from changing the decoupling capacitor.

## CONSIDERATION FACTORS

### ISI (Inter symbol interference)


- Impedance mismatching because of the channel topology




## CONSIDERATION FACTORS

- Discontinuity by the through via, the connector and the package.

### → Via Model




### → Socket Model




- Stub length which causes the ring back is limited.

## CONSIDERATION FACTORS


- Using the blind Via instead of the through hole Via




[Type 1]



[Type 2]



[Type 3]



- Via stub affects the signal transfer quality.
- Via stub acts on the loss term

Red : Type 1  
Blue : Type 2  
Pink : Type 3

## CONSIDERATION FACTORS

- **Modeling Methodology for the accurate analysis**
  - **Lumped RLC model doesn't guarantee the accuracy at the high speed system.**
  - **S-parameter model from EM-simulation might be needed to analyze the channel interface.**

## APPENDIX [Design Example]


## Design Overview

- Module Configuration: 1Rank x8, Non-ECC**
- Module Dimension: 67.60 X 30.00 mm**
- Number of Layers: 8 Layer**
- Maximum DRAM Size: 12.3 X 20 mm**
- DRAM Pitch:**
  - Between 1<sup>st</sup> and 2<sup>nd</sup> → 13.80 mm**
  - Between 2<sup>nd</sup> and 3<sup>rd</sup> → 18.585 mm**
  - Between 3<sup>rd</sup> and 4<sup>th</sup> → 13.80 mm**
- Target Impedance**
  - DQ/DQS/DM: 60 ohm**
  - CA, CLK, Ctrl:**
    - Unloaded Section → 45 ohm
    - Loaded Section → 60 ohm
- Length Matching Method: Velocity Compensation Length Matching**

## Routing Geometries

Routing Geometries	RCB (1R x8)
<b><i>Trace width/spacing (mm) – Unloaded section</i></b>	
Clock to Clock width/spacing	0.2/0.1
Clock to others spacing	0.3
Control width/spacing	0.2/0.2
CA bus width/spacing	0.2/0.2
<b><i>Trace width/spacing (mm) - Loaded section</i></b>	
Clock to Clock width/spacing	0.1/0.1
Clock to others spacing	0.3
Control width/spacing	0.1/0.2
CA bus width/spacing	0.1/0.2
<b><i>Trace width and spacing – DQ/DM/DQS</i></b>	
DQ/DM width/spacing	0.1/0.3
DQS/DQS# width/spacing	0.1/0.1
DQS/DQS# to others spacing	0.3


## I/O Net Topology



	TLOA		TLOB		TL1		TL2		TOTAL Compensation Length	
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
1.0V	3.01	3.42	0.85	3.01	9.91	12.74	0.57	1.47	16.9	16.9
1.5V	3.03	3.58	0.90	2.67	8.33	11.06	0.57	1.47	15.2	15.2
2.0V	2.99	3.69	0.88	2.79	13.12	15.93	0.57	1.47	20.0	20.0
2.5V	2.99	3.24	0.85	2.26	9.50	11.65	0.57	1.47	15.7	15.7
3.0V	2.99	3.32	0.85	2.57	9.13	11.63	0.57	1.47	15.6	15.6
3.3V	2.99	3.47	0.79	2.44	13.00	15.69	0.57	1.47	19.7	19.7
3.6V	3.01	3.39	0.86	2.33	8.52	10.90	0.57	1.47	15.0	15.0
4.0V	3.02	3.23	0.85	2.25	10.61	12.69	0.57	1.47	16.8	16.8

Unit : millimeter

## CA/Ctrl Net Topology




	TL0	TL1	TL2	TL0+TL1+TL2 Compensation Length	TL3	TL4	TL5	TOTAL Compensation Length TL0+TL1+TL2 TL3+TL4+TL5	TL6	TL7
	1.0V	29.7	16.54	2.48	76.9	15.2	20.08	15.2	127.4	8.45
1.5V	20.3	72.27	4.96	76.9	15.2	20.08	15.2	127.4	17.89	2.76
2.0V	2.45	71.02	3.55	76.9	15.20	20.80	15.20	127.4	10.33	0.99
2.5V	2.58	71.37	4.03	76.9	15.20	20.80	15.20	127.4	15.66	1.16

Unit : millimeter



## Clock net Topology




	TL0A +TL0B	TL1	TL2	TL0+TL1+TL2 Compensation Length	TL3	TL4	TL5	TOTAL Compensation Length TL0+TL1+TL2 TL3+TL4+TL5	TL6	TL7
MIN	3.94	71.07	2.51	76.9	15.20	20.80	15.20	127.4	14.39	1.12
MAX	3.95	71.07	2.51	76.9	15.20	20.80	15.20	127.4	14.81	1.21

Unit : millimeter

## Placement

□ Front Side

□ Back Side




□ Passive elements on the module


Type	Per	Q'ty
VDD-GND Decoupling capacitors	DRAM	4ea
VREF_DQ Decoupling capacitors	DRAM	1ea
VREF_CA Decoupling capacitors	DRAM	1ea
VTT Decoupling capacitors	Two Rtt	1ea
ZQ Resistor	DRAM	1ea

## Layer View

Layer\_1




Layer\_2



Layer\_3



Layer\_4




## Layer View

Layer\_5




Layer\_6




Layer\_7




Layer\_8



## Neck down mode



4 mil Neck Down



4 mil Neck Down

□ Neck Down Length Target: 7 mm ~ 8 mm

## APPENDIX [Verification Simulation]

# Simulation Assumptions

## I. Parameter Table

Component	Signal Group	Value	Notes
Frequency	Common	1333MT/s	
VDDQ	Common	1.425V	Slow Corner Case.
MCH	I/O	Ron [Ω]	40 Non-Linear Model - Tolerance : + 40% @0.8 VDDQ
		Co [pF]	4.5 @1333MHz , [ Cdie + Cpkg ]
		Drv S/R [V/ns]	2.5~5.0 25Ω, VDD/2 termination
	ADD/CMD/Ctrl	Ron [Ω]	27 Linear Model
		Drv S/R [V/ns]	1.5 25Ω, VDD/2 termination
	CLK	Ron [Ω]	40 Linear Model
DRAM	I/O	Ron [Ω]	40 Non-Linear Model - Tolerance : + 40% @0.8 VDDQ
		Co [pF]	2.5 @1333MT/s , [ Cdie + Cpkg ]
		Drv S/R [V/ns]	2.5~5.0 25Ω, VDD/2 termination
	ADD/CMD/Ctrl	Cl [pF]	1.25 @1333MT/s , [ Cdie + Cpkg ]
		Cl [pF]	1.25 @1333MT/s , [ Cdie + Cpkg ]
	MoBo Topology	Common	Length [Inch] Max 4.5 Zo <sub>diff</sub> [Ω] 40
DIMM Topology	Common	Length [Inch] Zo <sub>diff</sub> [Ω]	Based on R/C 'A'
X-talk	Common	5-Coupled[I/O] 3-Coupled[CA/Ctrl]	Input PRBS - Even/odd mode
ODT Tolerance	I/O	60/120Ω 40Ω	30% 50% Reff = (V <sub>IH(ac)</sub> - V <sub>IL(ac)</sub> ) /  I <sub>IH(ac)</sub> - I <sub>IL(ac)</sub>

# Simulation Assumptions

## II. CLK Signal

1. Differential Impedance Rules
  - MCH to connector - 60Ω Diff Zo
  - Lead-in unloaded section - 60Ω Diff Zo
  - Inter-device loaded section - 90Ω Diff Zo
2. Termination Scheme - Center tap capacitive termination.
  - Center tap capacitor - 0.1μF
  - Two Rtts - 36Ω ±10%
  - Cterm - 2.2pF

## III. ADD/CMD/Ctrl Signal


1. 1T timing at 1333 MT/s , 2T timing at 1600MT/s
2. 8mm Neck down[60Ω] at the end of the unloaded section on the DIMM
3. Real channel length based on the R/C 'B' Rev 3.1

## IV. Measurement Condition

1. Vac/Vdc level - 175mV/100mV
2. Derated Open Data Window

# Simulation Models

## I. Non-linear Drv & ODT Model for I/O signal group.



[40Ω Drv. - Tolerance Max. 40%] [40Ω - Tolerance Max. 50%] [60Ω - Tolerance Max. 30%] [120Ω - Tolerance Max. 30%]

1. ODT 40Ω - 50% Tolerance at  $[V_{ih}(ac) - V_{il}(ac)] / [I_{ih}(ac) - I_{il}(ac)]$
2. ODT 60Ω/120Ω - 30% Tolerance at  $[V_{ih}(ac) - V_{il}(ac)] / [I_{ih}(ac) - I_{il}(ac)]$


# Simulation Result [I/O]

## I. I/O Signal

1. ODW values are over **328ps** when using the AC to DC measurement method in the read cases.
2. ODW values are over **350ps** when using the AC to DC measurement method in the write cases.

→ If you look at the timing margin, we think that these values are adequate.


Read ODT Table for Dynamic ODT Scheme						Write ODT Table for Dynamic ODT Scheme							
Configuration	Write to..	MCH	1 <sup>st</sup> Rank	2 <sup>nd</sup> Rank	1 <sup>st</sup> Rank	2 <sup>nd</sup> Rank	Configuration	Write to..	MCH	1 <sup>st</sup> Rank	2 <sup>nd</sup> Rank	1 <sup>st</sup> Rank	2 <sup>nd</sup> Rank
1R/2R	Slot1	120Ω	Infinite	Unpopulated	40Ω	120Ω	1R/2R	Slot1	Infinite	Infinite	Unpopulated	40Ω	Infinite
	Slot2	120Ω	40Ω	Unpopulated	Infinite	Infinite		Slot2	Infinite	40Ω	Unpopulated	Infinite	Infinite
2R/1R	Slot1	120Ω	Infinite	Infinite	40Ω	Unpopulated	2R/1R	Slot1	Infinite	120Ω	Infinite	40Ω	Unpopulated
	Slot2	120Ω	Infinite	40Ω	Infinite	Unpopulated		Slot2	Infinite	Infinite	40Ω	Infinite	Unpopulated
1R/1R	Slot1	120Ω	Infinite	Unpopulated	40Ω	Unpopulated	1R/1R	Slot1	Infinite	Infinite	Unpopulated	40Ω	Unpopulated
	Slot2	120Ω	40Ω	Unpopulated	Infinite	Unpopulated		Slot2	Infinite	40Ω	Unpopulated	Infinite	Unpopulated
1R/NC	Slot1	120Ω	Infinite	Unpopulated	Unpopulated	Unpopulated	1R/NC	Slot1	Infinite	60Ω	Unpopulated	Unpopulated	Unpopulated
NC/1R	Slot1	120Ω	Unpopulated	Unpopulated	Infinite	Unpopulated	NC/1R	Slot1	Infinite	Unpopulated	Unpopulated	60Ω	Unpopulated



# Simulation Result [CLK]-1


## I. FD Analysis

1.  $S_{DD21}$  (Differential to differential) transfer function analysis at the mixed mode s-parameter.



$$\rightarrow S_{DD21} = 0.5 * [ S31 - S41 - S32 + S42 ]$$

2. As  $C_{term}$  increases, the signal transfer feature gets worse at the high frequency.
  - Bad transmit feature might be able to bring about the lower slew-rate in time-domain analysis.
  - Looking at the  $S_{DD21}$ , we should be careful when it's over 3pF.



# Simulation Result [CLK]-2


## I. Time-domain Analysis

1. Maximum  $V_{ix}$  deviation → There are no big differences for  $V_{ix}$  deviation between  $C_{term}$  values.
2.  $V_{ref}$  Jitter → As  $C_{term}$  value increases, the jitter increases.
3. Ledge at the transition point → There are some problems of ledge issues on the transition point with lower  $C_{term}$  and without  $C_{term}$ .

DRAM #	1 <sup>st</sup> DRAM									
$C_{term}$ [pF]	0.0	1.0	1.5	2.0	2.4	2.7	3.0	3.3	4.0	5.0
Pos. Dev. [mV]	58	58	58	58	58	58	58	57	57	55
Neg. Dev. [mV]	-21	-22	-22	-22	-22	-22	-21	-21	-20	-19
Min. S/R [V/ns]	3.50	2.51	2.32	2.20	2.09	1.99	1.89	1.78	1.54	1.27
$V_{ref}$ Jitter [ps]	31.5	31.6	35.4	38.2	38.8	41.0	43.2	45.4	51.2	61.1

- $R_{term}$  : Two  $R_{tts}$   $36\Omega \pm 10\%$
- $C_{term}$  value options [ESL/ESR]
  - 1.0 pF : ESL - 0.49 nH, ESR - 0.181  $\Omega$
  - 1.5 pF : ESL - 0.47 nH, ESR - 0.087  $\Omega$
  - 2.0 pF : ESL - 0.48 nH, ESR - 0.133  $\Omega$
  - 2.4 pF : ESL - 0.48 nH, ESR - 0.126  $\Omega$
  - 2.7 pF : ESL - 0.48 nH, ESR - 0.127  $\Omega$
  - 3.0 pF : ESL - 0.48 nH, ESR - 0.119  $\Omega$
  - 3.3 pF : ESL - 0.48 nH, ESR - 0.114  $\Omega$
  - 4.0 pF : ESL - 0.49 nH, ESR - 0.107  $\Omega$
  - 5.0 pF : ESL - 0.45 nH, ESR - 0.085  $\Omega$

## II. Waveform




## Simulation Result [CA Bus]

- I. Slew-rate should be limited below 1.5v/ns at least at the low VDD to get a voltage margin without ring back.
- II. 30ohm Rterm is good for the signal integrity compared to 36ohm.
- III. Timing Budget Assumptions
  - 1.  $ODW > t_{is} + t_{H} + \text{CLK Jitter} + \text{Timing mismatch between CLK to DRAM}$ .
    - $t_{is} / t_{H}$  : 280ps / 280ps at the Vref level.
    - Maximum CLK Jitter : 90ps
    - Timing mismatch between ADD signal and CLK signal: 150ps
    - **ODW > 800ps at the Vref level**

### IV. Eye-diagram


- 1. ADD/CMD Net in 1Rx8/1Rx8 Configuration [heavy loading case]
  - Write to Slot1.



## Simulation Result [ctrl]

### I. Ring back Issue

- 1. In order to reduce the ring back, more strong driver and lower slew-rate are needed.



## Summary

### □ I/O Signal

- We see adequate margin for the RC B design
- Minimum ODW value is 328ps using AC to DC measurement method for the read case.
- Minimum ODW value is 350ps using AC to DC measurement method for the write case.

### □ CLK Signal

- The slew-rate decreases when the Cterm value increases
- Lower slew-rate could effect delay and jitter.
- There are some ledge issues during transitions with lower Cterm and without Cterm.
- Our recommendation for the Cterm value range is between 1.5pF to 2.4pF.

### □ ADD/CMD/Ctrl Signal

- High output slew-rate at low VDD causes ring back that reduces voltage margin because of x-talk.
- 30ohm Rterm for the CTRL signal shows a better signal integrity result compared to 36ohm.

# *Thank you!!*