• Title/Summary/Keyword: High input impedance

Search Result 181, Processing Time 0.024 seconds

A Terahertz Yagi-Uda Antenna with High Input Impedance (높은 입력 임피던스를 가지는 테라헤르츠 Yagi-Uda 안테나)

  • Han, Kyung-Ho;Nguyen, Troung Khang;Park, Ik-Mo;Han, Hae-Wook
    • Korean Journal of Optics and Photonics
    • /
    • v.20 no.2
    • /
    • pp.65-70
    • /
    • 2009
  • In this paper, a THz Yagi-Uda antenna with high input impedance is designed. By placing the antenna on a thin substrate, end-fire radiation patterns with high antenna impedance can be obtained even when the substrate has high relative dielectric constant. The proposed Yagi-Uda antenna has high input resistance of approximately $4,400{\Omega}$ at the resonance frequency which is obtained by using a U-shaped dipole as a driver element. It is expected that the Yagi-Uda antenna on a thin substrate can achieve much higher terahertz output power than the conventional THz antennas.

Input Impedance Calculation of the Power Line Communication System (전력선 통신 시스템의 입력 임피던스 계산)

  • Chun, Dong-wan;Lee, Jin-taek;Park, Young-Jin;Kim, Kwan-Ho;Shin, Chull-Chai
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.29 no.9A
    • /
    • pp.983-990
    • /
    • 2004
  • In this paper, we calculated the input impedance of the power line communication(PLC) networks using medium voltage power line. First of all, we proposed input and output teoninal model of PLC network, and calculated the input impedance applying the attenuation constants by radiation loss, conductor loss, dielectric loss. From the calculation result, we knew that the attenuation by radiation loss was largest, and the input impedance appears like a standing wave fonn with a fixed cycle because the high reflection at the input terminal for the characteristic impedance of the power line is very large. And also the cycle of input impedance depends on the coaxial cable length, and the amplitude depends on the characteristic impedance of power line and losses. From the measurement result, calculated result was very similar to the measured result.

Input Impedance Matching Method of Inverted L Antenna using thin Ferrite Film (페라이트 薄膜을 이용한 逆L形 안테나의 入力임피던스 整合法)

  • Lim, Gye-Jae;Jung, Soo-Jin;Choi, Jong-Kwon
    • Resources Recycling
    • /
    • v.13 no.6
    • /
    • pp.26-30
    • /
    • 2004
  • Input impedance of the inverted L antenna which is modified from a monopole antenna varies to very high input impedance value when the ratio of vertical height to horizontal length is reduced. So its impedance matching becomes very difficult. In this paper, we analyzed the input impedance variation range depending on the ratio of vertical height to horizontal length in the normal and ferrite thin film added configuration for the input impedance control. For the exact analysis involving the permittivity, permeability and conductivity of ferrite material, FDTD numerical method is used.

Input impedance matching method of inverted L antenna using thin ferrite film (페라이트 박막을 이용한 역 L 형 안테나의 입력임피던스 정합법)

  • Lim Gye Jae;Jung Soo Jin;Choi Jong Kwon
    • Proceedings of the Korean Institute of Resources Recycling Conference
    • /
    • 2004.12a
    • /
    • pp.43-51
    • /
    • 2004
  • Input impedance of the inverted L antenna which is modified from a monopole antenna varies to very high input impedance value when the ration of vertical height to horizontal length is reduced. So its impedance matching becomes very difficult. In this paper, we analyzed the input impedance variation range depending on the ratio of vertical height to horizontal length in the normal and ferrite thin film added configuration for the input impedance control. For the exact analysis involving the permittivity, permeability and conductivity of ferrite material, FDTD numerical method is used.

  • PDF

Impedance Matching Method of an Inverted L Monopole Antenna (역 L 형 모노폴 안테나의 임피던스 정합방법)

  • Lim, Gye-jae
    • The Journal of Korea Institute of Information, Electronics, and Communication Technology
    • /
    • v.6 no.1
    • /
    • pp.18-22
    • /
    • 2013
  • Input impedance of the inverted L antenna which is modified from a monopole antenna varies to very high input impedance value when the ratio of vertical height to horizontal length is reduced. So its impedance matching becomes very difficult. In this paper, we analyzed the input impedance variation range depending on the ratio of vertical height to horizontal length in the normal and ferrite thin film added configuration for the input impedance control. For the exact analysis involving the permittivity, permeability and conductivity of ferrite material, FDTD numerical method is used.

Clamped capacitance control of a piezoelectric single crystal vibrator using a generalized impedance converter circuit (범용 임피던스 변환회로를 이용한 압전 단결정 진동자의 제동용량 제어)

  • Kim, Jungsoon;Kim, Moojoon
    • The Journal of the Acoustical Society of Korea
    • /
    • v.37 no.1
    • /
    • pp.46-52
    • /
    • 2018
  • The piezoelectric single crystals used in piezoelectric transformers have a problem that power transfer capacity is comparatively low due to their high input impedance. In this study, we suggest a method to improve the power transfer capacity by reducing the high input impedance of the piezoelectric single crystal vibrator by connecting a capacitance increasing circuit to the electrical terminals of the piezoelectric single crystal vibrator where the circuit is a GIC (Generalized Impedance Converter) circuit using operational amplifiers. The result of measuring driving characteristics after applying the designed capacitance increasing circuit to the $128^{\circ}$ rotated Y-cut $LiNbO_3$ crystal vibrator confirmed that the input impedance decreased by 25 %, electromechanical coupling factor increased by 30 %, and the power transfer capacity increased by about 17 to 30 times in voltage conversion characteristics.

Optimal Design Considerations of a Bus Converter for On-Board Distributed Power Systems

  • Abe, Seiya;Hirokawa, Masahiko;Shoyama, Masahito;Ninomiya, Tamotsu
    • Journal of Power Electronics
    • /
    • v.9 no.3
    • /
    • pp.447-455
    • /
    • 2009
  • The power supply systems, which require low-voltage / high-current output has been changing from the conventional centralized power system to a distributed power system. The distributed power system consists of a bus converter and POL. The most important factor is the system stability in bus architecture design. The overlap between the output impedance of a bus converter input impedance of POL causes system instability and has been an actual problem. By increasing the bus capacitor, the system stability can be easily improved. However, due to limited space on the system board, the increasing of bus capacitors is impractical. An urgent solution of this issue is strongly desired. This paper presents the output impedance design for on-board distributed power system by means of three control schemes of a bus converter. The output impedance peak of the bus converter and the input impedance of the POL are analyzed and then conformed experimentally for stability criterion. Furthermore, the design process of each control schemes for system stability is proposed.

A Design of Class A Bipolar Current Conveyor(CCII) with Low Current-Input Impedance and Its Offset Compensated CCII (낮은 전류-입력 임퍼던스를 갖는 A급 바이폴라 전류 콘베이어(CCII)와 그것의 오프셋 보상된 CCII 설계)

  • Cha, Hyeong-U
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.38 no.10
    • /
    • pp.754-764
    • /
    • 2001
  • Class A bipolar second-generation current conveyor (CCII) with low current-input impedance and its offset-compensated CCII for high-accuracy current-mode signal processing are proposed. The CCIIs consist of a regulated current-cell for current input, a emitter follower for voltage input, and a cascode current mirror lot current output. In these architecture, the two input stages are coupled by current mirror to reduce the current input impedance. Experiments show that the CCII has impedance of 8.4 Ω and offset voltage of 40 mV at current input terminal. To reduce this offset, the offset-compensated CCII adopts diode-connected npn and pnp transistor in the proposed CCII. Experiments show that the offset-compensated CCII has current input impedance of 2.1 Ω and offset voltage of 0.05 mV. The 3-dB cutoff frequency of the CCIIs when used as a voltage follower extends beyond 30 MHz. The power dissipation is 7.0 mW

  • PDF

Development of a hight Impedance Fault Detection Method in Distribution Lines using Neural network (신경회로망을 이용한 배전선로 고저항 사고 검출 기법의 개발)

  • ;黃義天
    • The Proceedings of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.13 no.2
    • /
    • pp.212-212
    • /
    • 1999
  • This paper proposed a high impedance fault detection method using a neural network on distribution lines. The v-I characteristic curve was obtained by high impedance fault data tested in various soil conditions. High impedance fault was simulated using EMTP. The pattern of High Impedance Fault on high density pebbles was taken as the learning model, and the neural network was valuated on various soil conditions. The average values after analyzing fault current by FFT of evenr·odd harmonics and fundamental rms were used for the neural network input. Test results were verified the validity of the proposed method.

High-Frequency Equivalent Circuit Model for Differential Mode Noise Analysis of DC-DC Buck Converter (DC-DC 벅 컨버터의 차동모드 노이즈 분석을 위한 고주파 등가회로 모델)

  • Shin, Juhyun;Kim, Woojung;Cha, Hanju
    • KEPCO Journal on Electric Power and Energy
    • /
    • v.6 no.4
    • /
    • pp.473-480
    • /
    • 2020
  • In this paper, we proposed a high frequency equivalent circuit considering parasitic impedance components for differential noise analysis on the input stage during DC-DC buck converter switching operation. Based on the proposed equivalent circuit model, we presented a method to measure parasitic impedance parameters included in DC bus plate, IGBT, and PCB track using the gain phase method of a network analyzer. In order to verify the validity of this model, a DC-DC prototype consisting of a buck converter, a signal analyzer, and a LISN device, and then resonance frequency was measured in the frequency range between 150 kHz and 30 MHz. The validity of the parasitic impedance measurement method and the proposed equivalent model is verified by deriving that the measured resonance frequency and the resonance frequency of the proposed high frequency equivalent model are the same.