• Title/Summary/Keyword: HSPA+

Search Result 42, Processing Time 0.036 seconds

HSPA/HSPA+ Terminal Signal Measurement Algorithm and Software (HSPA/HSPA+ 단말 신호 측정 알고리즘 및 소프트웨어)

  • Cho, Tae-Kyung
    • The Transactions of the Korean Institute of Electrical Engineers P
    • /
    • v.60 no.1
    • /
    • pp.37-44
    • /
    • 2011
  • HSPA(High Speed Packet Access)/HSPA+ is a combined 3GPP(Third Generation Partnership Project) standard of HSDPA(High Speed Downlink Packet Access) and HSUPA(High Speed Uplink Packet Access). The standard can provide the high speed multimedia service against the 3GPP release 99 standard. In order to test the 3GPP HSPA/HSPA+ terminal performance, the measurement hardware is required for the evaluate the transmitted signal of HSPA/HSPA+ terminals. Agilent Technologies and Innowireless produce the measurement equipments for HSPA/HSPA+ terminals. Generally speaking, the receiving algorithms in normal modems cannot be used directly to the measurement system due to the lack of the algorithm accuracy. In this paper, we propose the new receiver algorithm for precise measurement of 3GPP HSPA/HSPA+ terminal signal, and implement measurement functionality for performance measurement of the 3GPP HSPA/HSPA+ terminal by using software. The proposed 3GPP HSPA/HSPA+ signal measurement algorithm can be used for the commercial system through code execution speed optimization.

Downlink Signal Measurement Algorithm for WCDMA/HSPA/HSPA+

  • Kwon, Bit-Na;Lee, Eui-Hak;Hong, Dae-Ki;Kang, Sung-Jin;Kang, Min-Goo;Song, Hyoung-Kyu
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • v.9 no.8
    • /
    • pp.3040-3053
    • /
    • 2015
  • Wideband code division multiple access (WCDMA), high speed packet access (HSPA) and HSPA+ are third generation partnership project (3GPP) standards. These systems are the major wireless communication standards. In order to test the performance of WCDMA/HSPA/HSPA+ signal in a base station, the measurement hardware is required to the evaluation of the transmitted signals. In this paper, the algorithm for the performance measurement of the WCDMA/HSPA/HSPA+ is proposed. Also, the performance of the measurement algorithm is used to evaluate the generated signal by the WCDMA/HSPA/HSPA+ signal generator. Generally, the algorithm of normal modems cannot be applied to the measurement system because the signal measurement equipment needs to guarantee the high accuracy. So, the WCDMA/HSPA/HSPA+ signal measurement algorithm for the accurate measurement is proposed. By the simulation, it is confirmed that the proposed measurement algorithm has good performance compared with the specification. Therefore, the proposed algorithm can be usefully applied to verify the performance of the measurement using the simulation.

Homology modeling of HSPA1L - METTL21A interaction

  • Lee, Seung-Jin;Cho, Art E.
    • Proceeding of EDISON Challenge
    • /
    • 2016.03a
    • /
    • pp.90-95
    • /
    • 2016
  • Heat Shock 70kDa Protein 1-Like(HSPA1L)는 Heat-shock protein70(HSP70) family에 속하는 chaperone protein으로 polypeptide folding, assembly, protein degradation 등 다양한 biological processes에 관여하고 있다. HSPA1L은 human methyltransferase-like protein 21A(METTL21A)에 의해 lysine residue에 methylation이 일어나게 되는데, 암세포에서 일반적인 HSPA1L은 주로 세포질에서 발견되는 반면 methylated HSPA1L의 경우 주로 핵에서 발견이 됨으로써 HSPA1L methylation이 암 세포 성장에 중요할 역할을 할 것이라 추측되며 anti-cancer drug target으로 주목 받고 있다. 하지만 현재 HSPA1L의 구조가 부분적으로만 밝혀져 있어 HSPA1L와 METTL21A가 어떤 residue들이 interaction 하여 binding을 하는지에 대해서 아직 밝혀 지지 않았다. 이로 인해 anti-cancer drug target으로서의 연구에 제한이 있다. 이번 연구에서는 homology modeling(Galaxy-TBM, Galaxy-refine)을 통해 HSPA1L 전체 구조를 밝혀 낸 후, HSPA1L 와 METTL21A를 protein-protein docking을 통해 binding pose 예측을 하였다. 이러한 binding pose를 protein interaction analysis하여 HSPA1L과 METTL21A binding에 관여하는 중요 residue들을 밝혀 냈다. 이러한 structural information은 methylated HSPA1L와 암 세포 성장간의 연관성, 더 나아가 anti-cancer drug 개발로 까지도 이어 질 수 있을 것이라 생각한다.

  • PDF

HSPA Evolution

  • Lee, Yeong-Yong
    • Information and Communications Magazine
    • /
    • v.24 no.3
    • /
    • pp.87-96
    • /
    • 2007
  • HSPA는 HSDPA 및 HSUPA를 통합하여 일컫는 3GPP 기술로 하향 링크에서는 HSDPA를 상향 링크에서는 HSUPA를 사용하여 기존 DCH만을 사용하는 3GPP Release 99 시스템 대비 더 효율적인 고속 멀티미디어 서비스를 제공하는 기술이다. HSDPA는 3GPP Release 5 기술로서 2002년 3월 첫 표준이 승인되었으며 단말의 무선 환경에 따라 변조 및 코딩기법을 변화시키는 AMC, 물리 계층을 통해 빠른 재전송을 지원하는 HARQ,단축된 2ms TTI 그리고 Node-B 기반의 고속 스케줄링을 통해 무선망 성능을 획기적으로 향상시켜 하향 링크에서 최대 14.4Mbps를 제공한다. HSUPA는 3GPP Release 6 기술로서 2004년 6월 첫 표준이 승인되었으며 HSDPA에 도입한 기술들 중에서 AMC를 제외한 모든 기술을 적용하여 상향 링크에서 최대 5.76Mbps를 제공한다. HSPA Evolution(eHSPA 또는 HSPA+)은 HSPA의 성능 개선을 통해 3GPP Release 8 기술인 LTE로의 자연스러운 진화를 보장하기 위한 3GPP Release 7 기술로 2006년 3월 TSG RAN #31 회의에서 승인되었다. 본 고에서는 최근 표준화가 활발히 진행되고 있는 HSPA Evolution에서 최근까지 승인된 각 계층별 요소 기술에 대해 소개하고자 한다.

Implementation of Wireless Network Planning System for HSPA + and CCC (HSPA+와 CCC를 위한 무선망 설계 시스템의 구현)

  • Bae, Young-Ho;Kim, Byung-Woo;Lee, Seong-Choon
    • Journal of The Institute of Information and Telecommunication Facilities Engineering
    • /
    • v.9 no.4
    • /
    • pp.158-163
    • /
    • 2010
  • KT will deploy HSPA+/CCC network in this year to handle data explosion. CCC is an evolutionary wireless network architecture which divides a node B into baseband and radio part. By collecting baseband units in a digital unit central station and installing only remote units on desired sites, the operator can reduce the total cost of ownership and $CO_2$ emission. In this paper, we describe some expected problems in deploying HSPA+/CCC network, and how to implement the wireless network planning system to solve them effectively.

  • PDF

Quasi-distributed Interference Coordination for HSPA HetNet

  • Zhang, Chi;Chang, Yongyu;Qin, Shuqi;Yang, Dacheng
    • ETRI Journal
    • /
    • v.36 no.1
    • /
    • pp.31-41
    • /
    • 2014
  • The heterogeneous network (HetNet) has been discussed in detail in the Long-Term Evolution (LTE) and LTE Advanced standards. However, the standardization of High-Speed Packet Access HetNet (HSPA HetNet) launched by 3GPP is pushing at full steam. Interference coordination (IC), which is responsible for dealing with the interference in the system, remains a subject worthy of investigation in regard to HSPA HetNet. In this paper, considering the network framework of HSPA HetNet, we propose a quasi-distributed IC (QDIC) scheme to lower the interference level in the co-channel HSPA HetNet. Our QDIC scheme is constructed as slightly different energy-efficient non-cooperative games in the downlink (DL) and uplink (UL) scenarios, respectively. The existence and uniqueness of the equilibrium for these games are first revealed. Then, we derive the closed-form best responses of these games. A feasible implementation is finally developed to achieve our QDIC scheme in the practical DL and UL. Simulation results show the notable benefits of our scheme, which can indeed control the interference level and enhance the system performance.

Implementation for link stability maintenance using fast reporting status PDU in HSPA evolution System (HSPA+ 시스템에서 MAC에서 STATUS PDU를 분리해 링크 안정성을 유지하는 방법 구현)

  • Oh, Jin-Young
    • Proceedings of the IEEK Conference
    • /
    • 2008.06a
    • /
    • pp.311-312
    • /
    • 2008
  • This paper try to show that the method for maintaining link stability by fast reporting the status PDU to RLC layer in MAC layer. The proposed method is implemented based on the mechanism of reordering processing in MAC-ehs entity in HSPA evolution system.

  • PDF

FPGA Modem Platform Design for eHSPA and Its Regularized Verification Methodology (eHSPA 규격을 만족하는 FPGA모뎀 플랫폼 설계 및 검증기법)

  • Kwon, Hyun-Il;Kim, Kyung-Ho;Lee, Chung-Yong
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.46 no.2
    • /
    • pp.24-30
    • /
    • 2009
  • In this paper, the FPGA modem platform complying with 3GPP Release 7 eHSPA specifications and its regularized verification flow are proposed. The FFGA platform consists of modem board supporting physical layer requirements, MCU and DSP core embedded control board to drive the modem board, and peripheral boards for RF interfacing and various equipment interfaces. On the other hand, the proposed verification flow has been regularized into three categories according to the correlation degrees of hardware-software inter-operation, such as simple function test, scenario test call processing and system-level performance test. When it comes to real implementations, the emulation verification strategy for low power mobile SoC is also introduced.

The Flexible Design Architecture for a Continuous Packet Connectivity Protocol on High Speed Packet Access Platform (고속 패킷 접속 규격 플랫폼 기반 연속적인 패킷 연결 프로토콜의 유연한 구조 설계)

  • Kwon, Hyun-Il;Kim, Kyung-Ho;Lee, Chung-Yong
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.46 no.12
    • /
    • pp.30-35
    • /
    • 2009
  • In this paper, we propose the flexible design architecture for a continuous packet connectivity (CPC) Protocol among additional features of 3GPP HSPA+. In order to meet a practical intellectual property (IP) reuse and the developing time reduction design goals, we utterly take a CPC protocol into account to be realized by reusing digital signal processor (DSP) IP of the proven high speed packet access (HSPA) platform with the minimum hardware modification and addition. Based on the Teak series DSP, the proposed CPC protocol is divided into discontinuous transmit and receive mode, CPC manager, and interface with the proven HSPA platform. According to the regularized verification flow for wireless cellular communication applications, the proposed CPC protocol has been verified in various test scenarios.

Implementation and performance assessment of high-rate digital subscriber lind(HDSL) interface function under ATM (ATM 기반의 HDSL 정합기능 구현 및 성능평가)

  • 양충렬;장재득;김진태;강석열;김환우
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.22 no.5
    • /
    • pp.990-1006
    • /
    • 1997
  • This paper describes an interface function and its performance assessment for high-bit-rate digital subscriber line (HDSL) under ATM. The interface of HDSL function of ATM system was achieved by HDSL subscriber physical layer board assembly(HSPA) which was modeled as design standard for ATM. We have presented a new worst case of subscriber line conditions from existing results of investigations on impairments such as crosstalk, impulse noise, longitudinal, power line noise and others. We have measured the maximum service loop length available by HDSL, and found that HSPA, at a 2.048Mbps data transmission, is possible within a carrier serving area(CSA) under the worst case loop noise conditions at an error rate or 10$^{-7}$ on a two coordinated unshielded twisted pairs in the presense of impairments. We conclude tht, in terms of a performance-per-lin simulator, the HSPA is an excellent candidate for HDSL implementation under ATM.

  • PDF