• Title/Summary/Keyword: H-Si(100)

Search Result 879, Processing Time 0.033 seconds

Hydrogenated a-Si TFT Using Ferroelectrics (비정질실리콘 박막 트랜지스터)

  • Hur Chang-Wu
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.9 no.3
    • /
    • pp.576-581
    • /
    • 2005
  • In this paper. the a-Si:H TFT using ferroelectric of $SrTiO_3$ as a gate insulator is fabricated on glass. High k gate dielectric is required for on-current, threshold voltage and breakdown characteristics of TFT Dielectric characteristics of ferroelectric are superior to $SiO_2$ and $Si_3N_4$. Ferroelectric increases on-current and decreases threshold voltage of TFT and also ran improve breakdown characteristics.$SrTiO_4$ thin film is deposited by e-beam evaporation. Deposited films are annealed for 1 hour in N2 ambient at $150^{\circ}C\~600^{\circ}C$. Dielectric constant of ferroelectric is about 60-100 and breakdown field is about IMV/cm. In this paper, the TFT using ferroelectric consisted of double layer gate insulator to minimize the leakage current. a-SiN:H, a-Si:H (n-type a-Si:H) are deposited onto $SrTiO_3$ film to make MFNS(Metal/ferroelectric/a-SiN:H/a-Si:H) by PECVD. In this paper, TFR using ferroelectric has channel length of$8~20{\mu}m$ and channel width of $80~200{\mu}m$. And it shows that drain current is $3.4{\mu}A$at 20 gate voltage, $I_{on}/I_{off}$ is a ratio of $10^5\~10^8,\;and\;V_{th}$ is$4\~5\;volts$, respectively. In the case of TFT without having ferroelectric, it indicates that the drain current is $1.5{\mu}A$ at 20gate voltage and $V_{th}$ is $5\~6$ volts. If properties of the ferroelectric thin film are improved, the performance of TFT using this ferroelectric thin film can be advanced.

Effects of Si cluster incorporation on properties of microcrystalline silicon thin films

  • Kim, Yeonwon;Yang, Jeonghyeon;Kang, Jun
    • Proceedings of the Korean Institute of Surface Engineering Conference
    • /
    • 2016.11a
    • /
    • pp.181-181
    • /
    • 2016
  • Hydrogenated microcrystalline silicon (${\mu}c-Si:H$) films have attracted much attention as materials of the bottom-cells in Si thin film tandem photovoltaics due to their low bandgap and excellent stability against light soaking. However, in PECVD, the source gas $SiH_4$ must be highly diluted by $H_2$, which eventually results in low deposition rate. Moreover, it is known that high-rate ${\mu}c-Si:H$ growth is usually accompanied by a large number of dangling-bond (DB) defects in the resulting films, which act as recombination centers for photoexcited carriers, leading to a deterioration in the device performance. During film deposition, Si nanoparticles generated in $SiH_4$ discharges can be incorporated into films, and such incorporation may have effects on film properties depending on the size, structure, and volume fraction of nanoparticles incorporated into films. Here we report experimental results on the effects of nonoparticles incorporation at the different substrate temperature studied using a multi-hollow discharge plasma CVD method in which such incorporation can be significantly suppressed in upstream region by setting the gas flow velocity high enough to drive nanoparticles toward the downstream region. All experiments were performed with the multi-hollow discharge plasma CVD reactor at RT, 100, and $250^{\circ}C$, respectively. The gas flow rate ratio of $SiH_4$ to $H_2$ was 0.997. The total gas pressure P was kept at 2 Torr. The discharge frequency and power were 60 MHz, 180 W, respectively. Crystallinity Xc of resulting films was evaluated using Raman spectra. The defect densities of the films were measured with electron spin resonance (ESR). The defect density of fims deposited in the downstream region (with nonoparticles) is higher defect density than that in the upstream region (without nanoparticles) at low substrate temperature of RT and $100^{\circ}C$. This result indicates that nanoparticle incorporation can change considerably their film properties depending on the substrate temperature.

  • PDF

Fabrication and Characteristics of PIN Type Amorphous Silicon Solar Cell (PIN形 非晶質 硅素 太陽電池의 製作 및 特性)

  • Park, Chang-Bae;Oh, Sang-Kwang;Ma, Dae-Yeong;Kim, Ki-Wan
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.26 no.6
    • /
    • pp.30-37
    • /
    • 1989
  • The PIN type a-SiC:H/a-Si:H heterojunction solar cells were fabricated by using the rf glow discharge decomposition of $SiH_4$ mixed with $CH_4,B_2,H_6\;and\;PH_3.$ The efficiency of the solar cell of the $SnO_2/ITO$ was higher than that of ITO transparent oxide layer by 1.5%. The P layer was prepared with the thickness of $100{\AA}$ and $CH_4/SiH_4$ ration of 5. The I layer has been deposited on the P layer and it is not pure intrinsic but near N type. So $SiH_4$ mixed with $B_2H_6$ of 0.3ppm was used to change this N type nature to intrinsic having the thickness of 5000${\AA}$. And consecutively, the N layer was deposited with t ethickness of $400{\AA}$ using $SiH_4/PH_3$ mixtures. The solar cell demonstrated 0.94V of $V_{oc'}$ 14.6mA/cm of $J_{sc}$ and 58.2% of FF, resulting the efficiency of 8.0%. To minimize loss by the reflection of light, $MgF_2$ layer was coated on the lgass and the efficiency was improved by 0.5%. Therefore, the solar cell indicated overall efficiency of 8.5%.

  • PDF

SOI 기판을 이용한 back-gated FET 센서의 pH 농도검출에 관한 연구

  • Park, Jin-Gwon;Kim, Min-Su;Jo, Won-Ju
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2010.08a
    • /
    • pp.242-242
    • /
    • 2010
  • SiO2박막을 이온 감지막으로 이용한 pH농도센서를 제작하였다. 현재 많은 연구중인 pH센서, pH-ISFET(pH-Ion Sensitive Field Effect Transistor)는 용액과 기준전극간의 전기화학적 변위차를 이용하여 pH를 센싱한다. pH-ISFET는 기존 CMOS공정을 그대로 이용할 수 있고, 이온감지막의 변화만으로 다양한 센서를 제작할 수 있어 최근 많은 연구가 진행 중이다. 하지만 FET를 제작하기 위한 공정의 복잡성과 용액의 전위를 정해주고 FET에 바이어스를 인가해줄 기준전극이 반드시 필요하다는 제한성이 있다. 따라서 본 연구에서는 SOI 기판을 이용하여 간단한 구조의 pH센서를 제작하였다. 센서는 (100)결정면을 가지는 p-타입 SOI(Silicon On Insulator)기판을 사용하였으며 포토리소그래피 공정을 이용하여 back-gated MOSFET구조로 제작하였다. 이온감지막으로 사용할 SiO2박막은 RF 스퍼터링을 이용하여 $100{\AA}$ 증착하였다. 바이어스는 기존 pH-ISFET와는 다르게 기준전극 대신 기판을 backgate로 사용하여 FET에 바이어스를 인가해 주었다. pH 용액 주입을 위해 PDMS재질의 챔버를 제작하고 실리콘글루를 이용하여 센서에 부착하였다. pH12부터 pH4까지 단계적으로 누적시키며 챔버에 주입하였고, pH에 따른 드레인전류의 변화를 관찰하였다. pH용액을 챔버에 주입시, pH농도에 따라 제작된 센서의 문턱전압이 오른쪽으로 이동하는 결과를 관찰할 수 있었다. 결과적으로, 구조가 간단한 pseudo MOSFET을 이용하여 pH센서의 적용가능성을 확인하였으며 SiO2박막 역시 본 pH센서의 이온감지막의 역할과 센서의 안정성을 향상시킬 수 있다는 점을 확인하였다.

  • PDF

a-Si:H TFT Using Ferroelectrics as a Gate Insulator (강유전체를 게이트 절연층으로 한 수소화 된 비정질실리콘 박막 트랜지스터)

  • 허창우;윤호군;류광렬
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2003.10a
    • /
    • pp.537-541
    • /
    • 2003
  • The a-Si:H TFTs using ferroelectric of SrTiO$_3$, as a gate insulator is fabricated on glass. Dielectric characteristics of ferroelectric is better than SiO$_2$, SiN. Ferroelectric increases ON-current, decreases threshold voltage of TFT and also breakdown characteristics. The a-Si:H deposited by PECVD shows absorption band peaks at wavenumber 2,000 $cm^{-1}$ /, 635 $cm^{-1}$ / and 876 $cm^{-1}$ / according to FTIR measurement. Wavenumber 2,000 $cm^{-1}$ /, 635 $cm^{-1}$ / are caused by stretching and rocking mode SiH1. The wavenumber of weaker band, 876 $cm^{-1}$ / is due to SiH$_2$ vibration mode. The a-SiN:H has optical bandgap of 2.61 eV, refractive index of 1.8 - 2.0 and resistivity of 10$^{11}$ - 10$^{15}$ aim respectively. Insulating characteristics of ferroelectric is excellent because dielectric constant of ferroelectric is about 60 - 100 and breakdown strength is over 1 MV/cm. TFT using ferroelectric has channel length of 8 - 20 $\mu$m and channel width of 80 - 200 $\mu$m. And it shows drain current of 3 $\mu$A at 20 gate voltages, Ion/Ioff ratio of 10$^{5}$ - 10$^{6}$ and Vth of 4 - 5 volts.

  • PDF

Effect of CH4 Concentration on the Dielectric Properties of SiOC(-H) Film Deposited by PECVD (CH4 농도 변화가 저유전 SiOC(-H) 박막의 유전특성에 미치는 효과)

  • Shin, Dong-Hee;Kim, Jong-Hoon;Lim, Dae-Soon;Kim, Chan-Bae
    • Korean Journal of Materials Research
    • /
    • v.19 no.2
    • /
    • pp.90-94
    • /
    • 2009
  • The development of low-k materials is essential for modern semiconductor processes to reduce the cross-talk, signal delay and capacitance between multiple layers. The effect of the $CH_4$ concentration on the formation of SiOC(-H) films and their dielectric characteristics were investigated. SiOC(-H) thin films were deposited on Si(100)/$SiO_2$/Ti/Pt substrates by plasma-enhanced chemical vapor deposition (PECVD) with $SiH_4$, $CO_2$ and $CH_4$ gas mixtures. After the deposition, the SiOC(-H) thin films were annealed in an Ar atmosphere using rapid thermal annealing (RTA) for 30min. The electrical properties of the SiOC(-H) films were then measured using an impedance analyzer. The dielectric constant decreased as the $CH_4$ concentration of low-k SiOC(-H) thin film increased. The decrease in the dielectric constant was explained in terms of the decrease of the ionic polarization due to the increase of the relative carbon content. The spectrum via Fourier transform infrared (FT-IR) spectroscopy showed a variety of bonding configurations, including Si-O-Si, H-Si-O, Si-$(CH_3)_2$, Si-$CH_3$ and $CH_x$ in the absorbance mode over the range from 650 to $4000\;cm^{-1}$. The results showed that dielectric properties with different $CH_4$ concentrations are closely related to the (Si-$CH_3$)/[(Si-$CH_3$)+(Si-O)] ratio.

Effect of temperature, $GeH_4$ gas pre-flow, gas ratio on formation of SiGe layer for strained Si (Strained Si를 만들기 위한 SiGe layer 형성에 temperature, $GeH_4$ gas pre-flow, gas ratio가 미치는 영향)

  • 안상준;이곤섭;박재근
    • Proceedings of the Materials Research Society of Korea Conference
    • /
    • 2003.11a
    • /
    • pp.60-60
    • /
    • 2003
  • 디자인 룰에 의해 Gate Length 가 100nm 이하로 줄어듦에 따라 Gate delay 감소와 Switch speed 향상을 위해 보다 더 큰 drive current 를 요구하게 되었다. 본 연구는 dirve current 를 증가시키기 위해 고안된 Strained Si substrate 를 만들기 위한 SiGe layer 성장에 관한 연구이다. SiGe layer를 성장시킬 때 SiH$_4$ gas와 GeH$_4$ gas를 furnace에 flow시켜 Chemical 반응에 의해 Si Substrate를 성장시키는 LPCVD(low pressure chemical vapor depositio)법을 사용하였고 SIMS와 nanospec을 이용하여 박막 두께 및 Ge concentration을 측정하였고, AFM으로 surface의 roughness를 측정하였다. 본 연구에서 우리는 10,20,30,40%의 Ge concentration을 갖는 10nm 이하의 SiGe layer를 얻기 위하여 l0nm 이하의 fixed 된 두께로 SiGe layer를 성장시킬 때 temperature, GeH$_4$ gas pre-flow, SiH$_4$ 와 GeH$_4$의 gas ratio를 변화시켜 성장시킨 후 Ge 의 concentration과 실제 형성된 두께를 측정하였고, SiGe의 mole fraction의 변화에 따른 surface의 roughness 를 측정하였다. 그 결과 10 nm의 두께에서 temperature, GeH$_4$ gas pre-flow, SiH$_4$ 와 GeH$_4$ 의 gas ratio의 변화와 Ge concentration 과의 의존성을 확인 할 수 있었고, SiGe 의 mole traction이 증가하였을 때 surfcace의 roughness 가 증가함을 알 수 있었다. 이 연구 결과는 strained Si 가 가지고 있는 strained Si 내에서 n-FET 와 P-FET사이의 불균형에 대한 해결과 좀 더 발전된 형태인 fully Depleted Strained Si 제작에 기여할 것으로 보인다.

  • PDF

Construction and performance evaluation of a medium energy ion scattering spectroscopy system (중 에너지 이온산란 분광장치의 제작 및 성능 평가)

  • 김현경;문대원;김영필;이재철;강희재
    • Journal of the Korean Vacuum Society
    • /
    • v.6 no.1
    • /
    • pp.97-102
    • /
    • 1997
  • A medium energy ion scattering spectroscopy(ME1S) system has been developed and tested.In the MEIS system a toroidal electrostatic energy analyzer(TEA) and a two dimensional position sensitivedetector(PSD) were used. The energy resolution of MEIS system was estimated to be less than $4\times 10^{-3}$ and the overall angular resolution was less than 0.3". From the MEIS spectrum of $Ta_2O_5$(300 $\AA$)/ onSi analyzedousing 60 keV $H^+$, the energy loss factor(S.1 and depth resolution were estimated to he 42 eV/$\AA$ and 9.7 $\AA$, respectively. Also Si(100) surface was analyzed using the MEIS system. A random MElSspectrum was obtained from thc Si(100) covered with native oxide layers. At the double alignment condition, MElS spectrum showed ;i Si surface peak, a oxygen peak and a carbon peak.nd a carbon peak.

  • PDF

Co-deposition of Si Particles During Electrodeposition of Fe in Sulfate Solution (황산철 도금액 중 Si 입자의 공석 특성)

  • Moon Sung-Mo;Lee Sang-Yeal;Lee Kyu-Hwan;Chang Do-Yon
    • Journal of Surface Science and Engineering
    • /
    • v.37 no.6
    • /
    • pp.319-325
    • /
    • 2004
  • Fe thin films containing Si particles were prepared on metallic substrates by electrodeposition method in sulfate solutions and the content of codeposited Si particles in the films was investigated as a function of applied current density, the content of Si particels in the solution, solution pH, solution temperature and concentration of $FeSO_4$$7H_2$O in the solution. The amount of Si codeposited in the film was not dependent on the applied current density, solution pH and solution temperature, while it was dependent on the content of Si particles in the solution and the concentration of $FeSO_4$$7H_2$O in the solution. The amount of Si codeposited in the film increased with increasing content of Si particles in the solution but reached a maximum value of about 6 wt% when the content of Si particles in the solution exceeds 100 g/l. On the other hand, the content of Si codeposited in the film increased up to about 17 wt% with decreasing concentration of $FeSO_4$$7H_2$O in the solution. These results would be applied to the fabrication of very thin Fe-6.5 wt% Si sheets for electrical applications.