• International journal of advanced smart convergence
• /
• 제11권1호
• /
• pp.28-35
• /
• 2022

This paper presents a performance evaluation of real-time Linux for industrial real-time platforms. On industrial platforms, multicore processors are popular due to their work distribution efficiency and cost-effectiveness. Multicore processors, however, are not designed for applications with real-time constraints, and their performance capabilities depend on their core configurations. In order to assess the feasibility of a multicore processor for real-time applications, we conduct a performance evaluation of a general processor and a low-power processor to provide an experimental environment of real-time Linux on both Xenomai and RT-preempt considering the multicore configuration. The real-time performance is evaluated through scheduling latency and in an environment with loads on the CPU, memory, and network to consider an actual situation. The results show a difference between a low-power and a general-purpose processor, but from developer's point of view, it shows that the low-power processor is a proper solution to accommodate low power situations.

• 한국통신학회:학술대회논문집
• /
• 한국통신학회 1986년도 춘계학술발표회 논문집
• /
• pp.181-183
• /
• 1986

This paper describes the design and implementation of post processor for Numerical control programing which prepare control paper tape of NC machine. The post processor that we developed reflects modular program design methodology to improve flexibility about variety NC machine. Also, the designed post processor is able to link with general NC system as APT(Automatically programing tools) system or general CAD/CAM system.

• 한국전산유체공학회:학술대회논문집
• /
• 한국전산유체공학회 2004년도 추계 학술대회논문집
• /
• pp.53-59
• /
• 2004

A general purpose program NUFLEX for the analysis of 3-D heat/fluid flow in complex geometry with pre/post processor have been developed, which consists of a flow solver based on FVM and a dedicated pre/post processor. The program employs a general non-orthogonal grid system and solve laminar and turbulent (lows with standard and RNG $\kappa-\epsilon$ turbulence models. NUFLEX is capable of analysing two-phase flow with topologically complex interface, turbulent diffusion combustion, solidification problems and magnetic flow. For the purpose of verification of the program and testing the applicability, several practical problems are solved and compared with the available data. Comparison of the NUFLEX results with that by the STAR-CD program has been also made for the same flow configuration and grid structure.

• 전기전자학회논문지
• /
• 제13권2호
• /
• pp.253-259
• /
• 2009

본 논문에서는 전용하드웨어를 사용하지 않는 새로운 구조의 범용 그래픽 쉐이더 프로세서를 제안한다. 최근 모바일 기기에서는 고성능을 유지하면서 저전력의 작은 크기를 가지는 그래픽 프로세서를 요구한다. 제안하는 쉐이더 프로세서는 OpenGL ES 2.0 그래픽 파이프라인 전체를 쉐이더 명령어로 실행할 수 있는 GP-GPU 구조를 갖는다. 프로그램을 구현하여 하나의 프로세서로 모든 그래픽 파이프라인 처리가 가능하기 때문에 Rasterization Unit과 같은 별도의 전용 하드웨어를 필요로 하지 않는다. 따라서 쉐이더 프로세서 하나로 Fully Programmable 3D Graphics Engine 구현이 가능하며 기존 쉐이더 프로세서에 비해 하드웨어 크기를 60% 줄였다.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1990년도 추계학술대회 논문집 학회본부
• /
• pp.439-442
• /
• 1990

A powerful general purpose image processing processor is developed using a high-speed DSP chip, TMS320C30. The image processing processor, compatible to the standard VME bus, is composed of VME bus interface unit, video rate image grabbing/coding unit, TMS320C30 interface unit and bank of high-speed SRAMs. The performance is evaluated experimentally with the general image processing algorithms and the results show that the developed processor is capable of high speed image processing.

• 한국전산유체공학회지
• /
• 제12권2호
• /
• pp.8-13
• /
• 2007

A general purpose program NUFLEX for the analysis 3-D thermo/fluid flow and pre/post processor in complex geometry has been developed, which consists of a flow solver based on FVM and GUI based pre/post processor. The solver employs a general non-orthogonal grid system with structured grid and solves laminar and turbulent flows with standard/RNG $k-{\varepsilon}$ turbulence model. In addition, NUFLEX is incorporated with various physical models, such as interfacial tracking, cavitation, MHD, melting/solidification and spray models. For the purpose of evaluation of the program and testing the applicability, many actual problems are solved and compared with the available data. Comparison of the results with that by STAR-CD or FLUENT program has been also made for the same flow configuration and grid structure to test the validity of NUFLEX.

• 한국전산유체공학회:학술대회논문집
• /
• 한국전산유체공학회 2007년도 춘계 학술대회논문집
• /
• pp.87-90
• /
• 2007

A general purpose program NUFLEX for the analysis 3-D thermo/fluid flow and pre/post processor in complex geometry has been developed, which consists of a flow solver based on FVM and GUI based pre/post processor. The solver employs a general non-orthogonal grid system with structured grid and solves laminar and turbulent flows with standard/RNG ${\kappa}-{\varepsilon}\;SST$ turbulence model. In addition, NUFLEX is incorporated with various physical models, such as interfacial tracking, cavitation, MHD, melting/solidification and spray model. For the purpose of verification of the program and testing the applicability, many actual problems are solved and compared with the available data. Comparison of the results with that by STAR-CD or FLUENT program has been also made for the same flow configuration and grid structure to test the validity of NUFLEX.

• 대한전자공학회논문지SD
• /
• 제43권2호
• /
• pp.51-59
• /
• 2006

일반 컴퓨터에서 중앙처리장치와 메모리 사이의 병목현상인 "Von Neumann Bottleneck"을 보이는데 본 논문에서는 이러한 문제점을 해소하고 검색위주의 응용분야에서 우수한 성능을 보이는 Content-addressable memory(CAM) 기반의 확장 가능한 범용 Associative Processor(AP) 구조를 제안하였다. 본 연구에서는 Associative computing을 효율적으로 수행할 수 있는 명령어 세트를 제안하였으며 다양하고 대용량 응용분야에도 적용할 수 있도록 구조를 확장 가능하게 설계함으로써 유연한 구조를 갖는다. 12 가지의 명령어가 정의되었으며 프로그램이 효율적으로 수행될 수 있도록 명령어 셋을 구성하고 연속된 명령어를 하나의 명령어로 구현함으로써 처리시간을 단축하였다. 제안된 프로세서는 bit-serial, word-parallel로 동작하며 대용량 병렬 SIMD 구조를 갖는 32 비트 범용 병렬 프로세서로 동작한다. 포괄적인 검증을 위하여 명령어 단위의 검증 뿐 아니라 최대/최소 검색, 이상/이하 검색, 병렬 덧셈 등의 기본적인 병렬 알고리즘을 검증하였으며 알고리즘은 처리 데이터의 개수와는 무관한 상수의 복잡도 O(k)를 갖으며 데이터의 비트 수만큼의 이터레이션을 갖는다.

• Journal of Electrical Engineering and information Science
• /
• 제2권3호
• /
• pp.105-112
• /
• 1997

The performance of a shared memory multiprocessor system is very sensitive to process scheduling. w can enhance the performance of a whole system as well as of an individual process by taking the multiprocessor characteristics into account in the design of the process scheduler. In this paper, we proposed a general purpose scheduler for a shared memory multiprocessor, called the Two-Level Multi-Scan (TLMS) process scheduler, that considers the processor affinity loosely and decreases the interference among multiple processors greatly. The TLMS scheduler is composed of a local scheduler at each processor and a semi-global scheduler that balances the load among processors. In particular, the semi-global scheduler tries to minimize priority inversion, which is an important factor of the system performance. The TLMS scheduler also tries to reduce the number of resources to be shared and improves the processor utilization. to meet these requirements, th semi-global scheduler interacts with the operation of the local scheduler when a need arises, thus the name is loose processor-affinity. We also show that the proposed scheduling technique can be extended for other types of resources making it a general purpose resource management queue.

• 정보학연구
• /
• 제10권3호
• /
• pp.33-45
• /
• 2007

Systolic Array Processor is used for designing the special purpose processor in Digital Signal Processing, Computer Graphics, Neural Network Applications etc., since it has the characteristic of parallelism, pipeline processing and architecture of regularity. But, in case of using general design method, it has intial waiting period as large as No. of PE-1. And if the connected system needs parallel and simultaneous outputs, processor has some problems of the performance, since it generates only one output at each clock in output state. So in this paper, one dimensional Systolic Array Processor that is designed according to the dependance of data and operations using the partitioned sub-matrix is proposed for the purpose of improving the performance. 1-D Systolic Array using 4 partitioned sub-matrix has efficient method in case of considering those two problems.