• The Journal of the Korea institute of electronic communication sciences
• /
• v.15 no.3
• /
• pp.421-432
• /
• 2020

This paper proposes a 2-kW solid-state power amplifier (SSPA) developed by employing power amplifier pallets designed using gallium-nitride high electron mobility transistors, which is used in S-band military radars and to replace existing traveling-wave tube amplifier (TWTA). The SSPA consists of a high-power amplifier module, which combines eight power amplifier pallets, a drive amplifier module, a digital control module, and a power supply unit. First, the amplifier module and component were integrated into a small package to account for space limitations; next, an on-board harmonic filter was fabricated to reject spurious components; and finally, an auto gain control system was designed for various duty ratios because recent military radar systems are all active phase radars using the pulse operation mode. The developed SSPA exhibited a max gain of 48 dB and an output power ranging between 63-63.6 dBm at a frequency band of 3.1 to 3.5 GHz. The auto gain control function showed that the output power is regulated around 63 dBm despite the fluctuation of the input power from 15-20 dBm. Finally, reliability of the developed system was verified through a temperature environment test for nine hours at high (55 ℃) / low (-40℃) temperature profile in accordance with military standard 810. The developed SSPA show better performance such as light weight, high output, high gain, various safety function, low repair cost and short repair time than existing TWTA.

• Journal of the Microelectronics and Packaging Society
• /
• v.26 no.3
• /
• pp.15-22
• /
• 2019

In these days, importance of the power electronic devices and modules keeps increasing due to electric vehicles and energy saving requirements. However, current silicon-based power devices showed several limitations. Therefore, wide band gap (WBG) semiconductors such as SiC, GaN, and $Ga_2O_3$ have been developed to replace the silicon power devices. WBG devices show superior performances in terms of device operation in harsh environments such as higher temperatures, voltages and switching speed than silicon-based technology. In power devices, the reliability of the devices and module package is the critically important to guarantee the normal operation and lifetime of the devices. In this paper, we reviewed the recent trends of the power devices based on WBG semiconductors as well as expected future technology. We also presented an overview of the recent package module and fabrication technologies such as direct bonded copper and active metal brazing technology. In addition, the recent heat management technologies of the power modules, which should be improved due to the increased power density in high temperature environments, are described.

• Korean Journal of Materials Research
• /
• v.31 no.12
• /
• pp.727-731
• /
• 2021

In this study, we have investigated a selective emitter using a UV laser on BBr₃ diffusion doping layer. The selective emitter has two regions of high and low doping concentration alternatively and this structure can remove the disadvantages of homogeneous emitter doping. The selective emitters were fabricated by using UV laser of 355 nm on the homogeneous emitters which were formed on n-type Si by BBr₃ diffusion in the furnace and the heavy boron doping regions were formed on the laser regions. In the optimized laser doping process, we are able to achieve a highly concentrated emitter with a surface resistance of up to 43 Ω/□ from 105 ± 6 Ω/□ borosilicate glass (BSG) layer on Si. In order to compare the characteristics and confirm the passivation effect, the annealing is performed after Al₂O₃ deposition using an ALD. After the annealing, the selective emitter shows a better effect than the high concentration doped emitter and a level equivalent to that of the low concentration doped emitter.

• Korean Journal of Crystallography
• /
• v.12 no.4
• /
• pp.197-206
• /
• 2001

A stoichiometric mixture of evaporating materials for AgInS₂ single crystal thin films was prepared from horizontal electric furnace. To obtain the single crystal thin films. AgInS₂ mixed crystal was deposited on thoroughly etched semi-insulating GaAs(100) substrate by the Hot Wall Epitaxy(HWE)system. The source and substrate temperatures were 680℃ and 410℃, respectively. The crystalline structure of the single crystal thin films was investigated by the photoluminescence and double crystal X-ray diffraction(DCXD). The carrier density and mobility of AgInS₂ single crystal thin film mea-sured from Hall effect by van der Pauw method are 9.35×10/sup 16/㎤ and 294㎠/V·s at 293K respectively. The temperature dependence of the energy band gap of the AgInS₂ obtained from the absorption spectra was well described by the Varshni's relation , E/sub g/(T)=2.1365eV-(9.89×10/sup-3/eV/K/)T²(T+2930K). The crystal field and the spin-orbit splitting energies for the valence band of the AgInS₂ have been estimated to be 0.1541eV and 0.0129 eV, respectively, by means of the photocur-rent spectra and the Hopfield quasicubic model. These results indicate that the splitting of the Δso definitely exists in the Γ/sub 5/ states of the valence band of the AgInS₂ /GaAs epilayer. The three photo-current peaks ovserved at 10K are ascribed to the A₁-, B-₁and C₁-exction peaks for n=1.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.10 no.4
• /
• pp.260-264
• /
• 2010

In this paper, Ni silicide is formed on boron cluster ($B_{18}H_{22}$) implanted source/drains for shallow junctions of nano-scale CMOSFETs and its thermal stability is improved, using vacuum annealing. Although Ni silicide on $B_{18}H_{22}$ implanted Si substrate exhibited greater sheet resistance than on the $BF_2$ implanted one, its thermal stability was greatly improved using vacuum annealing. Moreover, the boron depth profile, using vacuum post-silicidation annealing, showed a shallower junction than that using $N_2$ annealing.

• Journal of the Korean Solar Energy Society
• /
• v.37 no.2
• /
• pp.77-85
• /
• 2017

Thin crystalline silicon (C-Si) solar cell is expected to be a low price energy source by decreasing the consumption of Si. However, thin c-Si solar cell entails the bowing and crack issues in high temperature manufacturing process. Thus, the conventional tabbing process, based on high temperature soldering (> $250^{\circ}C$), has difficulties for applying to thin c-Si solar cell modules. In this paper, a conductive paste (CP) based interconnection process has been proposed to fabricate thin c-Si solar cell modules with high production yield, instead of existing soldering materials. To optimize the process condition for CP based interconnection, we compared the performance and stability of modules fabricated under various lamination temperature (120, 150, and $175^{\circ}C$). The power from CP based module is similar to that with conventional tabbing process, as modules are fabricated. However, the output of CP based module laminated at $120^{\circ}C$ decreases significantly (14.1% for Damp heat and 6.1% for thermal cycle) in harsh condition, while the output drops only in 3% in the samples process at $150^{\circ}C$, $175^{\circ}C$. The peel test indicates that the unstable performance of sample laminated at $120^{\circ}C$ is attributed to weak adhesion strength (1.7 N) between cell and ribbon compared to other cases (2.7 N). As a result, optimized lamination temperature for CP based module process is $150^{\circ}C$, considering stability and energy consumption during the fabrication.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2010.06a
• /
• pp.11-11
• /
• 2010

Thin-film-transistors (TFTs) that can be deposited at low temperature have recently attracted lots of applications such as sensors, solar cell and displays, because of the great flexible electronics and transparent. Transparent and flexible transistors are being required that high mobility and large-area uniformity at low temperature [1]. But, unfortunately most of TFT structures are used to be $SiO_2$ as gate dielectric layer. The $SiO_2$ has disadvantaged that it is required to high driving voltage to achieve the same operating efficiency compared with other high-k materials and its thickness is thicker than high-k materials [2]. To solve this problem, we find lots of high-k materials as $HfO_2$, $ZrO_2$, $SiN_x$, $TiO_2$, $Al_2O_3$. Among the High-k materials, $Al_2O_3$ is one of the outstanding materials due to its properties are high dielectric constant ( ~9 ), relatively low leakage current, wide bandgap ( 8.7 eV ) and good device stability. For the realization of flexible displays, all processes should be performed at very low temperatures, but low temperature $Al_2O_3$ grown by sputtering showed deteriorated electrical performance. Further decrease in growth temperature induces a high density of charge traps in the gate oxide/channel. This study investigated the effect of growth temperatures of ALD grown $Al_2O_3$ layers on the TFT device performance. The ALD deposition showed high conformal and defect-free dielectric layers at low temperature compared with other deposition equipments [2]. After ITO was wet-chemically etched with HCl : $HNO_3$ = 3:1, $Al_2O_3$ layer was deposited by ALD at various growth temperatures or lift-off process. Amorphous InGaZnO channel layers were deposited by rf magnetron sputtering at a working pressure of 3 mTorr and $O_2$/Ar (1/29 sccm). The electrodes were formed with electron-beam evaporated Ti (30 nm) and Au (70 nm) bilayer. The TFT devices were heat-treated in a furnace at $300^{\circ}C$ and nitrogen atmosphere for 1 hour by rapid thermal treatment. The electrical properties of the oxide TFTs were measured using semiconductor parameter analyzer (4145B), and LCR meter.

• Korean Journal of Materials Research
• /
• v.25 no.3
• /
• pp.138-143
• /
• 2015

Aluminum nitride, a compound semiconductor, has a Wurtzite structure; good material properties such as high thermal conductivity, great electric conductivity, high dielectric breakdown strength, a wide energy band gap (6.2eV), a fast elastic wave speed; and excellent in thermal and chemical stability. Furthermore, the thermal expansion coefficient of the aluminum nitride is similar to those of Si and GaAs. Due to these characteristics, aluminum nitride can be applied to electric packaging components, dielectric materials, SAW (surface acoustic wave) devices, and photoelectric devices. In this study, we surveyed the crystallization and preferred orientation of AlN thin films with an X-ray diffractometer. To fabricate the AlN thin film, we used the magnetron sputtering method with $N_2$, NH3 and Ar. According to an increase in the partial pressures of $N_2$ and $NH_3$, Al was nitrified and deposited onto a substrate in a molecular form. When AlN was fabricated with $N_2$, it showed a c-axis orientation and tended toward a high orientation with an increase in the temperature. On the other hand, when AlN was fabricated with $NH_3$, it showed a-axis orientation. This result is coincident with the proposed mechanism. We fabricated AlN thin films with an a-axis orientation by controlling the sputtering electric power, $NH_3$ pressure, deposition speed, and substrate temperature. According to the proposed mechanism, we also fabricated AlN thin films which demonstrated high a-axis and c-axis orientations.

• Journal of the Korean Crystal Growth and Crystal Technology
• /
• v.21 no.4
• /
• pp.137-146
• /
• 2011

Vertically well-aligned ZnO nanowire (NW) arrays were synthesized directly on GaN/sapphire and Si substrate from Zn vapor deposition without catalysts. Experimental results showed that the number density, diameter, crystallinity and degree of the alignment of ZnO NWs depended strongly on both the substrate position and kind of the substrates used for the growth. The photoluminescence (PL) characteristics of the grown ZnO NW arrays exhibit a strong and sharp ultraviolet (UV) emission at 379 nm and a broad weak emission in the visible range, indicating that the obtained ZnO NWs have a high crystal quality with excellent optical properties. The as-grown ZnO NWs were characterized by using scanning electron microscopy (SEM), high resolution transmission electronic microscopy (HR-TEM), and X-ray diffraction (XRD).

• Journal of the Korean Crystal Growth and Crystal Technology
• /
• v.6 no.3
• /
• pp.318-326
• /
• 1996

This study is to investigate a chemical vapor deposition technique of copper film which is expected to be more useful as metallizations of microcircuit fabrication. An experimental equipment was designed and set-up for this study, and a Cu-precursor used that is a metal-organic compound, named (hfac)Cu(I)VTMS ; (hevaflouoroacetylacetonate trimethyvinylsilane copper). Base pressure of the experimental system is in $10^{-6}$ Torr, and the chamber pressure and the substrate temperature can be controlled in the system. Before the deposition of copper thin film, tungsten or titanium nitride film was deposited onto the silicon wafer. Helium has been used as carrier gas to control the deposition rate. As a result, deposition rate was measured as $1,800\;{\AA}/min$ at $220^{\circ}C$ which is higher than the results of previous studies, and the average surface roughness was measured as about $200\;{\AA}$. A deposition selectivity was observed between W or TiN and $SiO_{2}$ substrates below $250^{\circ}C$, and optimum results are observed at $180^{\circ}C$ of substrate temperature and 0.8 Torr of chamber pressure.