• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2003.04a
• /
• pp.88-91
• /
• 2003

Si nanocrystallites thin films have been fabricated by pulsed laser deposition using a Nd:YAG laser. After deposition, samples were annealed at the temperature range of 400 to $800^{\circ}C$. Hydrogen passivation was then performed in the forming gas ($95%N_{2}+5%H_{2}$) at $500^{\circ}C$. Strong violet-indigo photoluminescence has been observed at room temperature on nitrogen ambient-annealed Si nanocrystallites. As a result of photoluminescence spectra and infrared absorption spectra, we conclude that the violet-indigo PL efficiency is related with oxygen vacancy in the $SiO_x$(x= 1.6-1.8) matrix.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2012.02a
• /
• pp.100-101
• /
• 2012

The plasma damage free and room temperature processedthin film deposition technology is essential for realization of various next generation organic microelectronic devices such as flexible AMOLED display, flexible OLED lighting, and organic photovoltaic cells because characteristics of fragile organic materials in the plasma process and low glass transition temperatures (Tg) of polymer substrate. In case of directly deposition of metal oxide thin films (including transparent conductive oxide (TCO) and amorphous oxide semiconductor (AOS)) on the organic layers, plasma damages against to the organic materials is fatal. This damage is believed to be originated mainly from high energy energetic particles during the sputtering process such as negative oxygen ions, reflected neutrals by reflection of plasma background gas at the target surface, sputtered atoms, bulk plasma ions, and secondary electrons. To solve this problem, we developed the NBAS (Neutral Beam Assisted Sputtering) process as a plasma damage free and room temperature processed sputtering technology. As a result, electro-optical properties of NBAS processed ITO thin film showed resistivity of $4.0{\times}10^{-4}{\Omega}{\cdot}m$ and high transmittance (>90% at 550 nm) with nano- crystalline structure at room temperature process. Furthermore, in the experiment result of directly deposition of TCO top anode on the inverted structure OLED cell, it is verified that NBAS TCO deposition process does not damages to the underlying organic layers. In case of deposition of transparent conductive oxide (TCO) thin film on the plastic polymer substrate, the room temperature processed sputtering coating of high quality TCO thin film is required. During the sputtering process with higher density plasma, the energetic particles contribute self supplying of activation & crystallization energy without any additional heating and post-annealing and forminga high quality TCO thin film. However, negative oxygen ions which generated from sputteringtarget surface by electron attachment are accelerated to high energy by induced cathode self-bias. Thus the high energy negative oxygen ions can lead to critical physical bombardment damages to forming oxide thin film and this effect does not recover in room temperature process without post thermal annealing. To salve the inherent limitation of plasma sputtering, we have been developed the Magnetic Field Shielded Sputtering (MFSS) process as the high quality oxide thin film deposition process at room temperature. The MFSS process is effectively eliminate or suppress the negative oxygen ions bombardment damage by the plasma limiter which composed permanent magnet array. As a result, electro-optical properties of MFSS processed ITO thin film (resistivity $3.9{\times}10^{-4}{\Omega}{\cdot}cm$, transmittance 95% at 550 nm) have approachedthose of a high temperature DC magnetron sputtering (DMS) ITO thin film were. Also, AOS (a-IGZO) TFTs fabricated by MFSS process without higher temperature post annealing showed very comparable electrical performance with those by DMS process with $400^{\circ}C$ post annealing. They are important to note that the bombardment of a negative oxygen ion which is accelerated by dc self-bias during rf sputtering could degrade the electrical performance of ITO electrodes and a-IGZO TFTs. Finally, we found that reduction of damage from the high energy negative oxygen ions bombardment drives improvement of crystalline structure in the ITO thin film and suppression of the sub-gab states in a-IGZO semiconductor thin film. For realization of organic flexible electronic devices based on plastic substrates, gas barrier coatings are required to prevent the permeation of water and oxygen because organic materials are highly susceptible to water and oxygen. In particular, high efficiency flexible AMOLEDs needs an extremely low water vapor transition rate (WVTR) of $1{\times}10^{-6}gm^{-2}day^{-1}$. The key factor in high quality inorganic gas barrier formation for achieving the very low WVTR required (under ${\sim}10^{-6}gm^{-2}day^{-1}$) is the suppression of nano-sized defect sites and gas diffusion pathways among the grain boundaries. For formation of high quality single inorganic gas barrier layer, we developed high density nano-structured Al2O3 single gas barrier layer usinga NBAS process. The NBAS process can continuously change crystalline structures from an amorphous phase to a nano- crystalline phase with various grain sizes in a single inorganic thin film. As a result, the water vapor transmission rates (WVTR) of the NBAS processed $Al_2O_3$ gas barrier film have improved order of magnitude compared with that of conventional $Al_2O_3$ layers made by the RF magnetron sputteringprocess under the same sputtering conditions; the WVTR of the NBAS processed $Al_2O_3$ gas barrier film was about $5{\times}10^{-6}g/m^2/day$ by just single layer.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.18 no.4
• /
• pp.327-329
• /
• 2005

Pb(Zr/sub 0.52/Ti/sub 0.48/)O₃(PZT) thin films were deposited by using a pulsed laser deposition method on a Pt/Ti/SiO₂/Si substrate with (Pb/sub 0.72/La/sub 0.28/)Ti/sub 0.93/O₃ (PLT) buffer and on a Pt/Ti/SiO₂/Si substrate without buffer. These films were annealed in H₂-contained ambient for 30 minutes at the substrate temperature of 400。C to evaluate the forming gas annealing effects. The comparative studies on the ferroelectric properties of these two films were carried out, which are shown that ferroelectric properties, such as remanent polarization didn't change in the case of PLT buffered PZT film while remanent polarization value of PZT film degraded from 20.8 C/㎠ to 7.3 C/㎠. The leakage current became higher in both cases, but that of the more-oriented PZT film had the moderate value of the 10/sup -6/ order of A/㎠. This is mainly because the hydrogen atoms which make the degradation of PZT films cannot infiltrate into the more -oriented PZT film as well as the less-oriented PZT film.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.14 no.1
• /
• pp.53-60
• /
• 2014

Different kinds of post-deposition annealing (PDA) by a rapid thermal process (RTP) are used to enhance the field-effect passivation of $Al_2O_3$ film in crystal Si solar cells. To characterize the effects of PDA on $Al_2O_3$ and the interface, metal-insulator semiconductor (MIS) devices were fabricated. The effects of PDA were characterized as functions of RTP temperature from $400{\sim}700^{\circ}C$ and RTP time from 30~120 s. A high temperature PDA can retard the passivation of thin $Al_2O_3$ film in c-Si solar cells. PDA by RTP at $400^{\circ}C$ results in better passivation than a PDA at $400^{\circ}C$ in forming gas ($H_2$ 4% in $N_2$) for 30 minutes. A high thermal budget causes blistering on $Al_2O_3$ film, which degrades its thermal stability and effective lifetime. It is related to the film structure, deposition temperature, thickness of the film, and annealing temperature. RTP shows the possibility of being applied to the PDA of $Al_2O_3$ film. Optimal PDA conditions should be studied for specific $Al_2O_3$ films, considering blistering.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2016.02a
• /
• pp.430.1-430.1
• /
• 2016

We present the concept of reducible fugitive material that conformally surrounds core Cu nanowire (NW) to fabricate transparent conducting electrode (TCE). Reducing atmosphere can corrodes/erodes the underlying/surrounding layers and might cause undesirable reactions such impurity doing and contamination, so that hydrogen-/forming gas based annealing is impractical to make device. In this regards, we introduce novel reducible shell conformally surrounding indivial CuNW to provide a protection against the oxidation when exposed to both air and solvent. Uniform copper lactate shell formation is readily achievable by injecting lactic acid to the CuNW dispersion as the acid reacts with the surface oxide/hydroxide or pure copper. Cu lactate shell prevents the core CuNW from the oxidation during the storage and/or film formation, so that the core-shell CuNW maintains without signficant oxidation for long time. Upon simple thermal annealing under vacuum or in nitrogen atmosphere, the Cu lactate shell is easily decomposed to pure Cu, providing an effective way to produce pure CuNW network TCE with typically sheet resistance of $19.8{\Omega}/sq$ and optical transmittance of 85.5% at 550 nm. Our reducible copper lactate core-shell Cu nanowires have the great advantage in fabrication of device such as composite transparent electrodes or solar cells.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2010.08a
• /
• pp.199-199
• /
• 2010

최근 평판 디스플레이 산업의 발전에 따라 능동행렬 액정 표시 소자 (AMOLED : Active Matrix Organic Liquid Crystral Display) 가 차세대 디스플레이 분야에서 각광을 받고있다. 기존의 TFT-LCD에 사용되는 a-Si:H는 균일도가 좋지만 전기적인 스트레스에 의해 쉽게 열화되고 낮은 이동도는 갖는 단점이 있으며, ELA (Eximer Laser Annealing) 결정화 poly-Si은 전기적인 특성은 좋지만 uniformity가 떨어지는 단점을 가지고 있어서 AMOLED 및 대면적 디스플레이에 적용하기 어렵다. 따라서 a-Si:H TFT보다 좋은 전기적인 특성을 보이며 ELA 결정화 poly-Si TFT보다 좋은 uniformity를 갖는 SPC (Solid Phase Crystallization) poly-Si TFT가 주목을 받고있다. 본 연구에서는 차세대 디스플레이 적용을 위해서 glass 기판위에 증착된 a-Si을 SPC 로 결정화 시킨 후 TFT를 제작하고 평가하였다. 또한 TFT 형성시에 저온공정을 실현하기 위해서 소스/드레인 영역에 실리사이드를 형성시켰다. 소자 제작시의 최고온도는 $500^{\circ}C$ 이하에서 공정을 진행하는 저온 공정을 실현하였다. Glass 기판위에 a-Si이 80 nm 증착된 기판을 퍼니스에서 24시간 동안 N2 분위기로 약 $600^{\circ}C$ 에서 결정화를 진행하였다. 노광공정을 통하여 Active 영역을 형성시키고 E-beam evaporator를 이용하여 약 70 nm 의 Pt를 증착시킨 후, 소스와 드레인 영역의 실리사이드 형성은 N2 분위기에서 $450^{\circ}C$, $500^{\circ}C$, $550^{\circ}C$에서 열처리를 통하여 형성하였다. 게이트 절연막은 스퍼터링을 이용하여 SiO2를 약 15 nm 의 두께로 증착하였다. 게이트 전극의 형성을 위하여 E-beam evaporator 을 이용하여 약 150 nm 두께의 알루미늄을 증착하고 노광공정을 통하여 게이트 영역을 형성 후 에 $450^{\circ}C$, H2/N2 분위기에서 약 30분 동안 forming gas annealing (FGA)을 실시하였다. 제작된 소자는 실리사이드 형성 온도에 따라서 각각 다른 특성을 보였으며 $450^{\circ}C$에서 실리사이드를 형성시킨 소자는 on currnet와 SS (Subthreshold Swing)이 가장 낮은것을 확인하였다. $500^{\circ}C$와 $550^{\circ}C$에서 실리사이드를 형성시킨 소자는 거의 동일한 on current와 SS값을 나타냈다. 이로써 glass 기판위의 SB-TFT 제작 시 실리사이드 형성의 최적온도는 $500^{\circ}C$로 생각되어 진다. 위의 결과를 토대로 본 연구에서는 SPC 결정화 방법을 이용하여 SB-TFT를 성공적으로 제작 및 평가하였고, 차세대 디스플레이에 적용할 경우 우수한 특성이 기대된다.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2010.02a
• /
• pp.218-218
• /
• 2010

기존의 비휘발성 메모리 소자는 터널 절연막으로 $SiO_2$ 단일 절연막을 이용하였다. 그러나 소자의 축소화와 함께 비휘발성 메모리 소자의 동작 전압을 낮추기 위해서 $SiO_2$ 단일 절연막의 두께도 감소 시켜야만 하였다. 하지만 $SiO_2$ 단일 절연막의 두께 감소에 따라, 메모리의 동작 횟수와 데이터 보존 시간의 감소등의 문제점들로 인해 기술적인 한계점에 이르렀다. 이러한 문제점들을 해결하기 위한 연구가 활발히 진행되고 있는 가운데, 최근 high-k 물질을 기반으로 하는 Tunnel Barrier Engineered (TEB) 기술이 주목 받고 있다. TBE 기술이란, 터널 절연막을 위해 서로 다른 유전율을 갖는 유전체를 적층함으로써 쓰기/지우기 속도의 향상과 함께, 물리적인 두께 증가로 인한 데이터 보존 시간을 향상 시킬 수 있는 기술이다. 따라서, 본 연구에서는 적층된 터널 절연막에 이용되는 $HfO_2$를 FGA (Forming Gas Annealing)와 RTA (Rapid Thermal Annealing) 공정에 의한 열처리 효과를 알아보기 위해, 온도에 따른 전기적인 특성을 MIS-Capacitor 제작을 통하여 분석하였다. 이를 위해 먼저 Si 기판 위에 $SiO_2$를 약 3 nm 성장시킨 후, $HfO_2$를 Atomic Layer Deposition (ALD) 방법으로 약 8 nm를 증착 하였고, Aluminum을 약 150 nm 증착 하여 게이트 전극으로 이용하였다. 이를 C-V와 I-V 특성을 이용하여 분석함으로 써, 열처리 공정을 통한 $HfO_2$의 터널 절연막 특성이 향상됨을 확인 하였다. 특히, $450^{\circ}C$ $H_2/N_2$(98%/2%) 분위기에서 진행한 FGA 공정은 $HfO_2$의 전하 트랩핑 현상을 줄일 뿐 만 아니라, 낮은 전계에서는 낮은 누설 전류를, 높은 전계에서는 높은 터널링 전류가 흐르는 것을 확인 하였다. 이와 같은 전압에 대한 터널링 전류의 민감도의 향상은 비휘발성 메모리 소자의 쓰기/지우기 특성을 개선할 수 있음을 의미한다. 반면 $N_2$ 분위기에서 실시한 RTA 공정에서는, 전하 트랩핑 현상은 감소 하였지만 FGA 공정 후 보다는 전하 트랩핑 현상이 더 크게 나타났다. 따라서, 적층된 터널 절연막은 적절한 열처리 공정을 통하여 비휘발성 메모리 소자의 성능을 향상 시킬 수 있음이 기대된다.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2009.06a
• /
• pp.438-438
• /
• 2009

We have investigated the effect of forming gas annealing for Upgraded Metallurgical Grade (UMG)-silicon solar cell in order to obtain low-cost high-efficiency cell using post deposition anneal at a relatively low temperature. We have observed that high concentration hydrogenation effectively passivated the defects and improved the minority carrier lifetime, series resistance and conversion efficiency. It can be attributed to significantly improved hydrogen-passivation in high concentration hydrogen process. This improvement can be explained by the enhanced passivation of silicon solar cell with antireflection layer due to hydrogen re-incorporation. The results of this experiment represent a promising guideline for improving the high-efficiency solar cells by introducing an easy and low cost process of post hydrogenation in optimized condition.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2004.07b
• /
• pp.1033-1036
• /
• 2004

Si nanocrystallites thin films on p-type (100) Si substrate have been fabricated by pulsed laser deposition using a Nd:YAG laser. After deposition, samples were annealed at the temperatures of 400 to $800^{\circ}C$. Hydrogen passivation was then performed in the forming gas (95% $N_2$ + 5% $H_2$) for 1 hr. Strong violet-indigo photoluminescence has been observed at room temperature from nitrogen ambient-annealed Si nanocrystallites. The variation of photoluminescence (PL) Properties of Si nanocrystallites thin films has been investigated depending on annealing temperatures with hydrogen passivation. From the results of PL, Fourier transform infrared (FTIR), and high-resolution transmission electron microscopy (HRTEM) measurements, it is observed that the origin of violet-indigo PL from the nanocrystalline silicon in the silicon oxide film is related to the quantum size effect of Si nanocrystallites and oxygen vacancies in the SiOx(x : 1.6-1.8) matrix affects the emission intensity.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2012.02a
• /
• pp.340-340
• /
• 2012

최근 MOS 소자들이 게이트 산화막을 Mono-layer가 아닌 Multi-Layer을 사용하는 추세이다. Bulk와 High-k물질간의 Dangling Bond를 줄이기 위해 Passivation 층을 만드는 것을 예로 들 수 있다. 이러한 Double Layer의 쓰임이 많아지면서 계면에서의 Interface State Density의 영향도 커지게 되면서 이를 측정하는 방법에 대한 연구가 활발히 진행되고 있다. 본 연구에서는 $SiO_2$ Double Layer의 Interface State Density를 Conductance Method를 사용하여 구하는 연구를 진행하였다. Wet Oxidation과 Chemical Vapor Deposition (CVD) 공정을 이용하여 $SiO_2$ Double-layer로 증착한 후 Aluminium을 전극으로 하는 MOS-Cap 구조를 만들었다. 마지막 공정은 $450^{\circ}C$에서 30분 동안 Forming-Gas Annealing (FGA) 공정을 진행하였다. LCR meter를 이용하여 high frequency C-V를 측정한 후 North Carolina State University California Virtual Campus (NCSU CVC) 프로그램을 이용하여 Flatband Voltage를 구한 후에 Conductance Method를 측정하여 Dit를 측정하였다. 본 연구 결과 Double layer (Wet/CVD $SiO_2$)에 대해서 Conductance Method를 방법을 이용하여 Dit를 측정하는 것이 유효하다는 것을 확인 할 수 있었다. 본 실험은 앞으로 많이 쓰이고 측정될 Double layer (Wet/CVD $SiO_2$)에 대한 Interface State Density의 측정과 분석에 대한 방향을 제시하는데 도움이 될 것이라 판단된다.