• ETRI Journal
• /
• v.27 no.5
• /
• pp.473-483
• /
• 2005

In this paper, we propose two LC voltage-controlled oscillators (VCOs) that improve both phase noise and tuning range. With both 1/f induced low-frequency noise and low-frequency thermal noise around DC or around harmonics suppressed significantly by the employment of a current-current negative feedback (CCNF) loop, the phase noise in the CCNF LC VCO has been improved by about 10 dB at 6 MHz offset compared to the conventional LC VCO. The phase noise of the CCNF VCO was measured as -112 dBc/Hz at 6 MHz offset from 5.5 GHz carrier frequency. Also, we present a bandwidth-enhanced LC VCO whose tuning range has been increased about 250 % by connecting the varactor to the bases of the cross-coupled pair. The phase noise of the bandwidth-enhanced LC-tank VCO has been improved by about 6 dB at 6 MHz offset compared to the conventional LC VCO. The phase noise reduction has been achieved because the DC-decoupling capacitor Cc prevents the output common-mode level from modulating the varactor bias point, and the signal power increases in the LC-tank resonator. The bandwidth-enhanced LC VCO represents a 12 % bandwidth and phase noise of -108 dBc/Hz at 6 MHz offset.

• Journal of Korea Multimedia Society
• /
• v.5 no.2
• /
• pp.147-157
• /
• 2002

Noise in image sequences is visually offensive and may mask important image detail. In addition to degradation of visual quality, the noise pattern increases the entropy of the image, and thus hinders effective compression. This paper proposes a spatial and a temporal joint filters to reduce the noise by jointly connecting two adaptive noise reducers with different characteristics, and we also propose an IIR-type 3D noise reduction litter scheme connecting the spatial and the temporal joint filters. The proposed 3D IIR filter not only strongly removes noise in uniform image regions while preserving edges and details but also effectively suppresses temporal flicker caused by noise. Experimental results show that the proposed scheme improves subjective quality as well as objective quality as compared with the various noise filtering techniques.

• Journal of electromagnetic engineering and science
• /
• v.3 no.1
• /
• pp.29-34
• /
• 2003

In this paper, we fabricated an 1.8 ㎓ differential VCO using a commercial 0.5 ${\mu}{\textrm}{m}$ SiGe BiCMOS process technology, The fabricated VCO consumes 16 ㎃ at 3 V supply voltage and has a 1.2 $\times$ 1.6 $mm^2$TEX>chip area. A phase noise measured at 100 KHz offset carrier is -110 ㏈c/Hz and a tuning range is 1795 MHz~1910 MHz when two varactor diodes are biased from 0 V to 3 V.

• Journal of Multimedia Information System
• /
• v.6 no.4
• /
• pp.203-208
• /
• 2019

Fast operation of a CNN based object detection is important in many application areas. It is an efficient approach to reduce the size of an input image. However, it is difficult to find an area that includes a target object with minimal computation. This paper proposes a ROI detection method that is fast and robust to noise. The proposed method is not affected by a flicker line noise that is a kind of aliasing between camera and LED light. Fast operation is achieved by using down-sampling efficiently. The accuracy of the proposed ROI detection method is 92.5% and the operation time for a frame with a resolution of 640 × 360 is 0.388msec.

• 한국정보통신설비학회:학술대회논문집
• /
• 2009.08a
• /
• pp.305-308
• /
• 2009

This paper presents the design and analysis of RF Front End for Wireless Heartbeat measurement System. In this work LNA, an inductor connected at the gate of the cascode transistor and capacitive cross-coupling are strategically combined to reduce the noise and the nonlinearity influences of the cascode transistors in a differential LNA. The Mixer is implemented by using the Gilbert-type configuration, cross pmos injection technique and the resonating technique for the tail capacitance. The resulting LNA achieves 1.26 dB NF, better than 1.88dB NF Typical Also Mixer resulting achieves 9.8dB at 100KHz.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.8 no.1
• /
• pp.94-99
• /
• 1997

There are several factors that have influence on the phase noise of an oscillator. But one of the major factors is the flicker noise of a transistor, since the phase noise of an oscillator is generated by mixing the carrier with the low frequency noise near the DC having the characteristic of 1/f. In this paper, we have presented a method on reducing the phase noise of an oscillator by using a low-frequency feedback circuit based on an active bias circuit, and have fabricated a DRO for a DBS receiver. Measurement results show that the phase noise is -92 dBc/Hz at the 10 KHz offset frequency, and from these results we have found out that the reduction method is very effective.

• Journal of Electrical Engineering and Technology
• /
• v.13 no.1
• /
• pp.532-532
• /
• 2018

This article has been retracted at the request of the authors and/or the Editor in Chief. Reason: After the paper published, the authors have found that the intellectual property for this paper was a company's own. As a result, the authors have elected to withdraw the complete article with apologies to the scientific community

• Proceedings of the KIPE Conference
• /
• 2012.07a
• /
• pp.224-225
• /
• 2012

When Power Factor Correction(PFC) boost converter is designed for the universal input range, unwanted burst operation can be found at high line and light load. This operation may cause an audible noise from the boost inductor or sensitive flicker for human eye can be found in case of the display application. In order to solve this difficulty, this paper proposes the new control range compensation method and shows the effectiveness than the conventional method thru the experimental result.

• Journal of Electrical Engineering and Technology
• /
• v.5 no.1
• /
• pp.116-128
• /
• 2010

Modeling of the three phase electric arc furnace and its voltage flicker mitigation are the purposes of this paper. For modeling of the electric arc furnace, at first, the arc is modeled by using current-voltage characteristic of a real arc. Then, the arc random characteristic has been taken into account by modulating the ac voltage via a band limited white noise. The electric arc furnace compensation with static VAr compensator, Thyristor Controlled Reactor combined with a Fixed Capacitor bank (TCR/FC), is discussed for closed loop control of the compensator. Instantaneous flicker sensation curves, before and after accomplishing compensation, are measured based on IEC standard. A new method for controlling TCR/FC compensator is proposed. This method is based on applying a predictive approach with closed loop control of the TCR/FC. In this method, by using the previous samples of the load reactive power, the future values of the load reactive power are predicted in order to consider the time delay in the compensator control. Also, in closed loop control, two different approaches are considered. The former is based on voltage regulation at the point of common coupling (PCC) and the later is based on enhancement of power factor at PCC. Finally, in order to show the effectiveness of the proposed methodology, the simulation results are provided.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2008.10a
• /
• pp.592-595
• /
• 2008

This paper presents development of automatic image quality register optimization system using mobile TFT-LCD (Thin Film Transistor-Liquid Crystal Display) driver IC and embedded software. It optimizes automatically gamma adjustment and voltage setting registers in mobile TFT-LCD driver IC to improve gamma correction error, adjusting time, flicker noise and contrast ratio. Developed algorithms and embedded software are generally applicable for most of the TFT-LCD modules. The proposed optimization system contains module-under-test (MUT, TFT-LCD module), control program, multimedia display tester for measuring luminance, flicker noise and contrast ratio, and control board for interface between PC and TFT-LCD module. The control board is designed with DSP and FPGA, and it supports various interfaces such as RGB and CPU.