• 제어로봇시스템학회:학술대회논문집
• /
• 2003.10a
• /
• pp.2126-2130
• /
• 2003

In the integrated systems, that is integrated digital TV(DTV) internet and home automation, like home server, is needed integration of digital TV video signal and computer graphic signal. The graphic signal is operating at the high speed and has time-divide-stream. So the re-request of data is not easy at the time of error detection. therefore EDAC algorithm is efficient. In this paper, we show a scheme, that is integration of graphic and dtv format signal for DTV monitor display. This paper also presents the efficiency error detection auto correction(EDAC) for conversion of graphics signal to DTV video signal. A presented EDAC algorithms use the modified hamming code for enhancing video quality and reliability. A EDAC algorithm of this paper can detect single error, double error, triple error and more error for preventing from incorrect correction. And it is not necessary an additional memory. In this paper The comparison between digital TV video signal and graphic signal, a EDAC algorithm and a design of conversion graphic signal to DTV signal with EDAC function in DTV system is described.

• ETRI Journal
• /
• v.30 no.6
• /
• pp.799-806
• /
• 2008

In this paper, a new design for an error correcting code (ECC) is proposed. The design is aimed to build an ECC circuitry with minimal power consumption. The genetic algorithm equipped with the symbiotic mechanism is used to design a power-efficient ECC which provides single-error correction and double-error detection (SEC-DED). We formulate the selection of the parity check matrix into a collection of individual and specialized optimization problems and propose a symbiotic evolution method to search for an ECC with minimal power consumption. Finally, we conduct simulations to demonstrate the effectiveness of the proposed method.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.24 no.12A
• /
• pp.1948-1959
• /
• 1999

The error rate performance of the proposed $\pi$/4-differential quadructure phase shift keying( $\pi$/4-DQPSK) with nonredundant multiple error correction is analyzed for Nakagami fading channel. The scheme for differential detection of $\pi$/4-QPSK with nonredundant multiple error correction utilizes the output that employ the received signal delayed by more than two time slots. It was observed that the performance increased as the error correction capability increased.

• Journal of The Korean Association of Information Education
• /
• v.22 no.1
• /
• pp.169-176
• /
• 2018

CS Unplugged education at the base of computer science is emphasized as an instrument for teaching the basic principles of elementary SW education, but these materials for elementary education are very lacking. So We'll present the data error detection and correction materials for elementary school classes. Based on previous studies related to this topic, we developed learning materials for elementary higher grade students using Hamming code. We introduces the card magic in the introduction part. 'error detection and correction' learning materials based on the principle of Hamming code, were composed as activity-based education. The results of the questionnaire survey showed that it had a positive effect on improving learners' understanding of computer science.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2011.10a
• /
• pp.677-680
• /
• 2011

Error detection and correcting codes are typically used to protect against soft errors. In addition, scrubbing is applied which is a fundamental technique to avoid the accumulation of soft errors. This paper introduces an optimal scrubbing scheme, which is suitable for a system with auto error detection and correction logic. An auto error detection and correction logic can correct soft errors without CPU's writing operation. The proposed scrubbing scheme leads to maximum reliability by considering both allowable scrubbing load and the periodic accesses to memory by the tasks running in the system.

• 제어로봇시스템학회:학술대회논문집
• /
• 2005.06a
• /
• pp.1199-1201
• /
• 2005

In the synthetic aperture radar (SAR) system, the motion error is the main phase error sources and the motion compensation is very important. The phase gradient autofocus (PGA) is a state of art technique for phase error correction of SAR. It exploits the redundancy of the phase-error information among range bins by selecting the strongest scatter for each range bin and synthesizes them. The motivation of this paper is based on the observation that the redundancy of phase error is also among the cross-range direction. Moreover, the proposed method applies the weighting function to better utilize the phase error information. The validity of the proposed scheme for PGA is tested with some numerical simulation.

• MALSORI
• /
• no.46
• /
• pp.87-102
• /
• 2003

In this paper, we present an English pronunciation correction system for Korean speakers and show some of experimental results on it. The aim of the system is to detect mispronounced phonemes in spoken words and to give appropriate correction comments to users. There are several English pronunciation correction systems adopting speech recognition technology, however, most of them use conventional speech recognition engines. From this reason, they could not give phoneme based correction comments to users. In our system, we build two kinds of phoneme models: standard native speaker models and Korean's error models. We also design recognition network based on phonemes to detect Koreans' common mispronunciations. We get 90% detection rate in insertion/deletion/replacement of phonemes, but we cannot get high detection rate in diphthong split and accents.

• Journal of Institute of Control, Robotics and Systems
• /
• v.6 no.2
• /
• pp.228-233
• /
• 2000

It is common to apply the technology of FPGA (Fie이 Programmable Gate Array) which is one of the design methods for ASIC(Application Specific IC)to the active components used in the data processing at the digital system of satellite aircraft missile etc for compact lightness and integration of Printed Circuit Board (PCB) In carrying out the digital data processing the FPGAs are designed for the various functions of the Process Control Interrupt Control Clock Generation Error Detection and Correction (EDAC) as the individual module. In this paper an FPGA chip for Single Error Correction and Double Error Detection (SEC-DED) for EDAC is designed and simulated by using a VLSI design software LODECAP.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.60 no.5
• /
• pp.1036-1042
• /
• 2011

This paper presents an algorithm that conducts automatic memory scrubbing operated by dedicated hardwares. The proposed algorithm is designed so that it can scrub entire memory in a given scrub period, while minimally affecting the execution of flight softwares. The scrub controller is constructed in a form of state machines, which have two execution modes - normal mode and burst mode. The deadline event generator and period tick generator are designed in a separate way to support the behavior of the scrub controller. The proposed controller is implemented in VHDL code to validate its applicability. A simple version of the controller is also applied to mass memory modules used in STSAT-3.

• Proceedings of the KSPS conference
• /
• 2003.10a
• /
• pp.29-32
• /
• 2003

This paper proposes an automatic pronunciation correction system which provides users with correction guidelines for each pronunciation error. For this purpose, we develop an HMM speech recognizer which automatically classifies pronunciation errors when Korean speaks foreign language. And, we collect speech database of native and nonnative speakers using phonetically balanced word lists. We perform analysis of mispronunciation types from the experiment of automatic mispronunciation detection using speech recognizer.