• Title/Summary/Keyword: Electronic Power Consumption

Search Result 801, Processing Time 0.022 seconds

The Recommendation on Power Saving through the Measuring of the Standby Power of OA Equipments (OA기기의 대기전력 측정을 통한 절전 평가 제안)

  • Kim, Man-Geon;Choi, Don-Mook
    • Journal of the Korea Safety Management & Science
    • /
    • v.15 no.1
    • /
    • pp.161-167
    • /
    • 2013
  • The purpose of this study was to assess power loss in the computer and office automation equipment and identified a way to save power consumptions through field measurement. In this study, the meaning of standby power was to consume power while waiting for the use of any electronic equipment. This standby consumption was about 11% of total power consumption even though we did not seriously realize it. Therefore, it was very important to measure accurate power consumption at the standby status of electronic equipment. In addition, it also helped to reduce potential risks of electricity associated disasters. This study proposed the way to reduce power losses through automatic turn off switches for power outlets and switches. Finally, this study can evaluate power consumption patterns that can reduce power consumptions and potential risks of power related disasters. This also can achieve the goals of sustainability that can reduce environmental impacts by lowering energy consumptions and greenhouse gas emissions.

Residual Power based Routing Protocol to Extend Network Lifetime in Wireless Sensor Networks (무선센서네트워크에서 네트워크 수명연장을 위한 잔여전력 기반 라우팅 프로토콜)

  • Won, Jongho;Park, Hyung-Kun
    • Journal of Korea Multimedia Society
    • /
    • v.21 no.5
    • /
    • pp.592-598
    • /
    • 2018
  • In wireless sensor networks where there is no centralized base station, each node has limited transmission range and the multi-hop routing for transmitting data to the destination is the one of the important technical issues. In particular, the wireless sensor network is not powered by external power source but operates by its own battery, so it is required to maximize the network life through efficient use of energy. To balance the power consumption, the residual power based adaptive power control is required in routing protocol. In this paper, we propose a routing protocol that prolongs the network lifetime by balancing the power consumption among the nodes by controlling the transmit power according to the residual power. We evaluate the proposed routing protocol using extensive simulation, and the results show that the proposed routing scheme can balance the power consumption and prolong network lifetime.

Design of Timing Register Structure for Area Optimization of High Resolution and Low Power SAR ADC (고해상도 저전력 SAR ADC의 면적 최적화를 위한 타이밍 레지스터 구조 설계)

  • Min, Kyung-Jik;Kim, Ju-Sung;Cho, Hoo-Hyun;Pu, Young-Gun;Hur, Jung;Lee, Kang-Yoon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.47 no.8
    • /
    • pp.47-55
    • /
    • 2010
  • In this paper, a timing register architecture using demultiplexer and counter is proposed to reduce the area of the high resolution SAR type analog to digital converter. The area and digital power consumption of the conventional timing register based on the shift register is drastically increased, as the resolution is increased. On the other hand, the proposed architecture results in reduction of the area and the power consumption of the error correction logic of the SAR ADC. This chip is implemented with 0.18 um CMOS process. The area is reduced by 5.4 times and the digital power consumption is minimized compared with the conventional one. The 12 bits SAR ADC shows ENOB of 11 bits, power consumption of 2 mW, and conversion speed of 1 MSPS. The die area is $1 mm{\times}1mm$.

A Low Power CMOS Low Noise Amplifier for UWB Applications (UWB용 저전력 CMOS 저잡음 증폭기 설계)

  • Lhee, Jeong-Han;Oh, Nam-Jin
    • Proceedings of the IEEK Conference
    • /
    • 2008.06a
    • /
    • pp.545-546
    • /
    • 2008
  • This paper presents a low power CMOS low noise amplifier for UWB applications. To reduce the power consumption, two cascode amplifiers was stacked in DC. Designed with $0.18-{\mu}m$ CMOS technology, the proposed LNA achieves 20dB flat gain, below 3dB noise figure, and the power consumption of 5.2mW from a 1.8 V supply voltage.

  • PDF

Low Power Reliable Asynchronous Digital Circuit Design for Sensor System (센서 시스템을 위한 저전력 고신뢰의 비동기 디지털 회로 설계)

  • Ahn, Jihyuk;Kim, Kyung Ki
    • Journal of Sensor Science and Technology
    • /
    • v.26 no.3
    • /
    • pp.209-213
    • /
    • 2017
  • The delay-insensitive Null Convention Logic (NCL) asynchronous design as one of innovative asynchronous logic design methodologies has many advantages of inherent robustness, power consumption, and easy design reuses. However, transistor-level structures of conventional NCL gate cells have weakness of high area overhead and high power consumption. This paper proposes a new NCL gate based on power gating structure. The proposed $4{\times}4$ NCL multiplier based on power gating structure is compared to the conventional NCL $4{\times}4$ multiplier and MTNCL(Multi-Threshold NCL) $4{\times}4$ multiplier in terms of speed, power consumption, energy and size using PTM 45 nm technology.

Electronic Circuit Design for Portable Infrared Night Vision Scope (휴대용 적외선 야시경을 위한 전자회로설계)

  • Eom Ki-Hwan;Kim Doo-Hwan
    • Journal of the Institute of Electronics Engineers of Korea SC
    • /
    • v.43 no.2 s.308
    • /
    • pp.33-39
    • /
    • 2006
  • This paper designed the electronic circuit part of Potable Infrared Night Vision Scope for a small size, light weight, and low power. Designed electronic circuit part is composed of an Auto Voltage Selecting Module, and a Power Supply Module. An Auto Voltage Selecting Modulo is composed of a switch, a battery, a step up voltage part, and a selecting voltage part. A Power Supply Module is composed of a high luminous sensing part, a battery voltage sensing part, a infrared illumination part, a connection sensing part, and a power control part. And this module controls the power of Image Intensifier Tube. To verify the performance of the designed electronic circuit part, we experimented the consumption power and continuous using time. Experimental results show that the designed electronic circuit part improves considerably on the performance of the AN/PVS-14. performance.

Design of a 6bit 250MS/s CMOS A/D Converter using Input Voltage Range Detector (입력전압범위 감지회로를 이용한 6비트 250MS/s CMOS A/D 변환기 설계)

  • Kim, Won;Seon, Jong-Kug;Jung, Hak-Jin;Piao, Li-Min;Yoon, Kwang-Sub
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.47 no.5
    • /
    • pp.16-23
    • /
    • 2010
  • This paper presents 6bit 250MS/s flash A/D converter which can be applied to wireless communication system. To solve the problem of large power consumption in flash A/D converter, control algorithm by input signal level is used in comparator stage. Also, input voltage range detector circuit is used in reference resistor array to minimize the dynamic power consumption in the comparator. Compared with the conventional A/D converter, the proposed A/D converter shows 4.3% increase of power consumption in analog and a seventh power consumption in digital, which leads to a half of power consumption in total. The A/D converter is implemented in a $0.18{\mu}m$ CMOS 1-poly 6-metal technology. The measured results show 106mW power dissipation with 1.8V supply voltage. It shows 4.1bit ENOB at sampling frequency 250MHz and 30.27MHz input frequency.

A Low Power Analog CMOS Vision Chip for Edge Detection Using Electronic Switches

  • Kim, Jung-Hwan;Kong, Jae-Sung;Suh, Sung-Ho;Lee, Min-Ho;Shin, Jang-Kyoo;Park, Hong-Bae;Choi, Chang-Auck
    • ETRI Journal
    • /
    • v.27 no.5
    • /
    • pp.539-544
    • /
    • 2005
  • An analog CMOS vision chip for edge detection with power consumption below 20mW was designed by adopting electronic switches. An electronic switch separates the edge detection circuit into two parts; one is a logarithmic compression photocircuit, the other is a signal processing circuit for edge detection. The electronic switch controls the connection between the two circuits. When the electronic switch is OFF, it can intercept the current flow through the signal processing circuit and restrict the magnitude of the current flow below several hundred nA. The estimated power consumption of the chip, with $128{\times}128$ pixels, was below 20mW. The vision chip was designed using $0.25{\mu}m$ 1-poly 5-metal standard full custom CMOS process technology.

  • PDF

Power Consumption Change in Transistor Ratio of Ring Voltage Controlled Oscillator (링 전압 제어 발진기의 트랜지스터 비율에 따른 소모 전력 변화)

  • Moon, Dongwoo;Shin, Hooyoung;Lee, Milim;Kang, Inseong;Lee, Changhyun;Park, Changkun
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.27 no.2
    • /
    • pp.212-215
    • /
    • 2016
  • In this paper, a 5.08 GHz Ring Voltage Controlled Oscillator(Ring VCO) was implemented using $0.18{\mu}m$ standard CMOS technology. The proposal Ring VCO is 3-stage structure. This research confirmed that the each stage's different transistor size ratio influence the current change and alter power consumption consequentially. This circuit is formed to control the current thereby adding the Current Mirror and to tune the frequency by supplying control voltage. It has an 65.5 %(1.88~5.45 GHz) tuning range. The measured output power is -0.30 dBm. The phase noise is -87.50 dBc/Hz @1 MHz offset with operating frequency of 5.08 GHz fundamental frequency. The total power consumption of Ring VCO is 31.2 mW with 2.4 V supply voltage.

Client Collaboration for Power and Interference Reduction in Wireless Cellular Communication

  • Nam, Hyungju;Jung, Minchae;Hwang, Kyuho;Choi, Sooyong
    • IEIE Transactions on Smart Processing and Computing
    • /
    • v.1 no.2
    • /
    • pp.117-124
    • /
    • 2012
  • A client collaboration (CC) system is proposed for a user relay system. The proposed scheme focuses on the management of transmit power and leakage interference. In the proposed CC system, edge users transmit signals to the masters considered as user relays. The masters relay the signals of the edge users to the base station using the resource blocks (RBs) that are assigned to the edge users. The leakage interference and power consumption were analyzed in the CC system. In addition, an optimal master location problem was formulated based on the signal-to-leakage-plus-noise ratio (SLNR). Because the optimal master location problem is quite complex, a sub-optimal master location problem was proposed and a closed-form sub-optimal master location was obtained. The edge users generate smaller leakage interference and power consumption in the proposed CC system compared to the system without the CC. The numerical results showed that the edge users generate smaller leakage interference and power consumption in the proposed CC system compared to the system without the CC, and the average throughput increases.

  • PDF