• KIEE International Transactions on Electrophysics and Applications
• /
• v.5C no.4
• /
• pp.145-151
• /
• 2005

The synthetic breaking test method was developed to evaluate the breaking performance of ultra high-voltage circuit breaker and made up of two independent circuits; current source circuit and voltage source circuit. In application of this test method, it is necessary to extend the arc of the test breaker. So, the new re-ignition system using VTGS (Vacuum Triggered Gap-Switch) was constructed to improve the efficiency and reliability of this test. In this re-ignition system, VTGS operates in high vacuum state of $5{\time}10^{17}$torr and control system consists of the triggering device and the air M-G (Motor-Generator). This re-ignition system showed the operating characteristics, such as delay time ($t_d$) and jitter time ($t_j$ not exceeding 5us and 1us respectively, and had the operating voltage of $25\~150kVdc$ at the gap distance of 24mm.

• Proceedings of the Korea Society for Simulation Conference
• /
• 2001.05a
• /
• pp.82-87
• /
• 2001

In this paper we described the generation method of interface logic which can be replace between IP and IP handshaking signal with asynchronous logic circuit. Especially, we suggest the new \"Waveform Conversion Algorithm : Wave2VHDL\", if only mixed asynchronous timing waveform suggested which level type input and pulse type input for handshaking, we can convert waveform to flowchart and then replaced with VHDL code according to converted flowchart. Also, we assure that asynchronous electronic circuits for IP interface are generated by applying extracted VHDL source code from suggested algorithm to conventional domestic/abroad CAD Tool, and then we proved that coincidence simulation result and suggested timing diagram.g diagram.

• Current Optics and Photonics
• /
• v.1 no.5
• /
• pp.529-537
• /
• 2017

We explored how changes in blood vessel compliance affected the systolic rise time (SRT) of the maximum blood pressure (BP) peak wave and the diastolic fall time (DFT) of the minimal BP peak wave, compared to photoplethysmograpic (PPG) parameters, using a two-compartment, second-order, arterial Windkessel model. We employed earlier two-compartment Windkessel models and the components thereof to construct equivalent blood vessel circuits, and reproduced BP waveforms using PSpice technology. The SRT and DFT values were obtained via circuit simulation, considering variations in compliance (the dominant influence on blood vessel parameters attributable to BP changes). And then performed regression analysis to identify how compliance affected the SRT and DFT. We compared the SRTs and DFTs of BP waves to the PPG values by reference to BP changes in each subject. We confirmed that the time-shift propensities of BP waves and the PPG data were highly consistent. However, the time shifts differed significantly among subjects. These simulation and experimental results allowed us to construct an initial trend curve of individual BP peak time (measured via wrist PPG evaluations at three arm positions) that facilitated accurate individual BP estimations.

• ETRI Journal
• /
• v.33 no.6
• /
• pp.887-896
• /
• 2011

We investigated the effects of a gate dielectric and its solvent on the characteristics of top-gated organic field-effect transistors (OFETs). Despite the rough top surface of the inkjet-printed active features, the charge transport in an OFET is still favorable, with no significant degradation in performance. Moreover, the characteristics of the OFETs showed a strong dependency on the gate dielectrics used and its orthogonal solvents. Poly(3-hexylthiophene) OFETs with a poly(methyl methacrylate) dielectric showed typical p-type OFET characteristics. The selection of gate dielectric and solvent is very important to achieve high-performance organic electronic circuits.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.10 no.1
• /
• pp.55-60
• /
• 2010

For battery-powered device applications, which grow rapidly in the electronic market today, low-power becomes one of the most important design issues of CMOS VLSI circuits. A multi-VDD system, which uses more than one power-supply voltage in the same system, is an effective way to reduce the power consumption without degrading operating speed. However, in the multi-VDD system, level converters should be inserted to prevent a large static current flow for the low-to-high conversion. The insertion of the level converters induces the overheads of power consumption, delay, and area. In this paper, we propose a new level converter which can provide the level up/down conversions for the various input and output voltages. Since the proposed level converter uses only one power-supply voltage, it has an advantage of reducing the complexity in physical design. In addition, the proposed level converter provides lower power and higher speed, compared to existing level converters.

• International Journal of Internet, Broadcasting and Communication
• /
• v.10 no.3
• /
• pp.109-114
• /
• 2018

In order to improve performance for the size of the BLPD, the CCL is used for the realization as the delay line. As realizing lower coupling coefficient and lower characteristic impedance, the CCL has good performance of the phase delay. The CCL is applied as the compact BLPD with optimized coupling factor and matched impedance because the lower coupling coefficient and lower characteristic impedance are increased the size and the loss, respectively. Designed BLPD using the CCL has the size of $0.13{\lambda}_g{\times}0.13{\lambda}_g$ and the size-reduction ratio of fabricated BLPD using the CCL has 58.5% ($21.08{\times}21.40mm^2$). Also, fabricated BLPD is measured the insertion loss of 3.16dB at the center frequency of 1.78GHz and the 20dB bandwidth is 9.58%. Differenced magnitude and phase between threw port and coupled port are measured 0.1dB and $89.9^{\circ}$, respectively. These performances are almost same compared with the conventional BLPD. Suggested application of the CCL can be used various devices and circuits for the size-reduction.

• Proceedings of the Korean Society of Propulsion Engineers Conference
• /
• 1995.05a
• /
• pp.171-175
• /
• 1995

Semiconductor diode lasers that can generate one watt or more of optical energy for tens of milliseconds (quasi continuous wave) are now readily available. Several researchers have demonstrated that this power level, when properly coupled, can reliably initiate pyrotechnic mixtures. This means that the initiator containing the pyrotechnic can be protected against inadvertent initiation from electromagnetic radiation or electrostatic discharge by a conducting Faraday cage surrounding the explosive. Only a small dielectric window penetrates the housing of the initiator, thereby eliminating the conductors necessitated by a bridgewire electroexplosive device. The diode laser itself, however, functions at a low voltage (typically 3 volts) and hence is susceptible to inadvertent function from power supply short circuits, electrostatic discharge or induced RF energy. The rocket motor arm-fire device de-scribed in this paper uses a diode laser, but protects it from unintentional function with a Radio Frequency Attenuating Coupler (RFAC).The RFAC, invented by ML Aviation, a UK company, transfers power into a Faraday cage via magnetic flux, thereby protecting the diode, its drive circuit and the pyrotechnic from all electromagnetic and electrostatic hazards. The first production application of a diode laser and RFAC device was by the Korean Agency for Defense Development.

• Journal of the Semiconductor & Display Technology
• /
• v.7 no.2
• /
• pp.23-27
• /
• 2008

Recently, regulation for THD (Total Harmonic Distortion) such as IEC 61000-3-2, IEEE 519 is being reinforced about a product which directly connects to AC line in order to prevent distortion of common power source in electronic equipment and electrical machinery. In order to satisfy these regulations, conventional circuits were used two-stage structure attached power factor correction circuit at ahead of converter but this method complicate the circuit and then a number of element increases thereupon the cost of production rises. in this paper, we propose a high efficiency single-stage 300W PFC fly-back converter that improved power factor and efficiency than conventional two-stage power module.

• Journal of Korea Society of Industrial Information Systems
• /
• v.20 no.4
• /
• pp.103-109
• /
• 2015

This paper presents the development of a ROM writer for shmoo test of a flash memory integrated into the MCU(Micro Controller Unit). A shmoo test is a graphical display of the response of a component or system varying over a range of conditions and inputs. Often used to represent the results of the testing of complex electronic systems such as computers or integrated circuits such as DRAMs, ASICs or microprocessors. A shmoo test and data write time(32k) of the development ROM writer is 6.4 seconds, which was improved by about 20% compared to the rate of the currently used ROM writer.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.4 no.1
• /
• pp.241-250
• /
• 2000

Chua's circuit is a simple electronic network which exhibits a variety of bifurcation and attractors. The circuit consists of two capacitors, an inductor, a linear resistor, and a nonlinear resistor. In this paper, a transmitter and a receiver using two identical Chua's circuits are proposed and synchronizations and secure communication of a lossy equivalent transmission are investigated. Since the synchronization of the lossy equivalent transmission system is impossible by coupled synchronization, theory having both the drive-response and the coupled synchronization is proposed. The proposed method is synthesizing the desired information with the chaos circuit by adding the information signal to the chaos signal in the lossy equivalent transmission system.