• 제목/요약/키워드: Effective capacitance

검색결과 224건 처리시간 0.026초

Electrical Properties of CuPc FET with Different Substrate Temperature

  • Lee, Ho-Shik;Park, Yong-Pil;Cheon, Min-Woo
    • Transactions on Electrical and Electronic Materials
    • /
    • 제8권4호
    • /
    • pp.170-173
    • /
    • 2007
  • Organic field-effect transistors (OFETs) are of interest for use in widely area electronic applications. We fabricated the organic field-effect transistor based a copper phthalocyanine (CuPc) as an active layer on the silicon substrate. The CuPc FET device was made a topcontact type and the substrate temperature was room temperature and $150^{\circ}C$. The CuPc thickness was 40 nm, and the channel length was $50{\mu}m$, channel width was 3 mm. We observed the typical current-voltage (I-V) characteristics and capacitance-voltage (C-V) in CuPc FET and we calculated the effective mobility with each device. Also, we observed the AFM images with different substrate temperature.

RC-class 연결선의 축소모형을 이용한 대수적지 연시간 계산법 (Algebraic Delay Metric Using Reduced Models of RC Class Interconnects)

  • 김승용;김기영;김석윤
    • 대한전기학회논문지:시스템및제어부문D
    • /
    • 제52권5호
    • /
    • pp.193-193
    • /
    • 2003
  • This Paper analyses several model-order reduction methods and then proposes an improved n model and a new delay calculation method to be used in analyzing RC-class interconnects, which does not involve moment calculation processes. The proposed delay calculation method has been derived by combining the unproved $\pi$ model, the concept of effective capacitance and Elmore delay. This method has an advantage in that it can be applied in the calculation of end-to-end delay as well as incremental delay.

RC-class 연결선의 축소모형을 이용한 대수적지 연시간 계산법 (Algebraic Delay Metric Using Reduced Models of RC Class Interconnects)

  • 김승용;김기영;김석윤
    • 대한전기학회논문지:전기물성ㆍ응용부문C
    • /
    • 제52권5호
    • /
    • pp.193-200
    • /
    • 2003
  • This Paper analyses several model-order reduction methods and then proposes an improved n model and a new delay calculation method to be used in analyzing RC-class interconnects, which does not involve moment calculation processes. The proposed delay calculation method has been derived by combining the unproved $\pi$ model, the concept of effective capacitance and Elmore delay. This method has an advantage in that it can be applied in the calculation of end-to-end delay as well as incremental delay.

Improvement of Electrical Properties by Controlling Nickel Plating Temperatures for All Solid Alumina Capacitors

  • Jeong, Myung-Sun;Ju, Byeong-Kwon;Oh, Young-Jei;Lee, Jeon-Kook
    • 한국재료학회:학술대회논문집
    • /
    • 한국재료학회 2011년도 추계학술발표대회
    • /
    • pp.25.2-25.2
    • /
    • 2011
  • Recently, thin film capacitors used for vehicle inverters are small size, high capacitance, fast response, and large capacitance. But its applications were made up of liquid as electrolyte, so its capacitors are limited to low operating temperature range and the polarity. This research proposes using Ni-P alloys by electroless plating as the electrode instead of liquid electrode. Our substrate has a high aspect ratio and complicated shape because of anodic aluminum oxide (AAO). We used AAO because film thickness and effective surface area are depended on for high capacitance. As the metal electrode instead of electrolyte is injected into AAO, the film capacitor has advantages high voltage, wide operating temperature, and excellent frequency property. However, thin film capacitor made by electroless-plated Ni on AAO for full-filling into etched tunnel was limited from optimizing the deposition process so as to prevent open-through pore structures at the electroless plating owing to complicated morphological structure. In this paper, the electroless plating parameters are controlled by temperature in electroless Ni plating for reducing reaction rate. The Electrical properties with I-V and capacitance density were measured. By using nickel electrode, the capacitance density for the etched and Ni electroless plated films was 100 nFcm-2 while that for a film without any etch tunnel was 12.5 nFcm-2. Breakdown voltage and leakage current are improved, as the properties of metal deposition by electroless plating. The synthesized final nanostructures were characterized by scanning electron microscopy (SEM).

  • PDF

128${\times}$144 pixel array 지문인식센서 설계 (Design of a Fingerprint Authentication Sensor with 128${\times}$144 pixel array)

  • 정승민;김정태;이문기
    • 한국정보통신학회논문지
    • /
    • 제7권6호
    • /
    • pp.1297-1303
    • /
    • 2003
  • 반도체 방식의 capacitive type 지문인식센서의 신호처리를 위한 개선된 회로를 설계하였다. 최 상위 sensor plate가 지문의 굴곡을 감지한 capacitance의 변화를 전압의 신호로 전환하기위해서 charge-sharing 방식의 회로를 적용하였다. 지문센서 감도저하의 가장 큰 원인인 sensor plate에 존재하는 parasitic capacitance를 최소화하고 ridge와 valley 사이의 전압차를 향상시키기 위하여 기존과는 다른 아날로그버퍼회로를 설계하였다. 센서전압과 기준전압 신호를 비교하기 위해서 비교기를 설계하였으며, 센서어레이의 수직, 수평간 isolation 대책을 통하여 ESD 및 노이즈방지를 위한 설계를 제안하였다. 제안된 신호처리회로는 128${\times}$l44 pixel 규모의 회로로 구현되었다. 본 설계회로는 향후 생체인식을 이용한 정보보호용 지문인식 시스템에 응용될 수 있으리라본다.

Development of High Aperture Ratio 2.1” QVGA LTPS (Low Temperature Poly Si) LCD Using SLS (Sequential Lateral Solidification) Technology

  • Kang, Myung-Koo;Lee, Joong-Sun;Park, Jong-Hwa;Zhang, Lintao;Joo, Seung-Yong;Kim, Chul-Ho;Kim, Il-Kon;Kim, Sung-Ho;Park, Kyung-Soon;Yoo, Chun-Ki;Kim, Chi-Woo
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 한국정보디스플레이학회 2005년도 International Meeting on Information Displayvol.II
    • /
    • pp.1033-1034
    • /
    • 2005
  • High resolution 2.1” QVGA LTPS LCD (190ppi) having high aperture ratio of 65% could be successfully developed using state-of-the-art SLS technology and active/gate storage structure. Cost effective P-MOS 6-Mask structure was used. Full gate and transmission gate circuits are integrated in the panel. The high aperture ratio was obtained by using active/gate capacitance structure, which can reduce storage capacitance area. The aperture ratio was increased to 65% from 49% of conventional gate/data capacitance structure. The brightness was increased from 180cd to 270cd without any degradation of optical properties such as contrast ratio, flicker or crosstalk.

  • PDF

DC 전해 커패시터의 고장진단 기준모델 입력을 위한 외부변수의 특성 고찰 (Characteristic Investigation of External Parameters for Fault Diagnosis Reference Model Input of DC Electrolytic Capacitor)

  • 박종찬;손진근
    • 전기학회논문지P
    • /
    • 제61권4호
    • /
    • pp.186-191
    • /
    • 2012
  • DC Bus Electrolytic capacitors have been widely used in power conversion system because they can achieve high capacitance and voltage ratings with volumetric efficiency and low cost. This type of capacitors have been traditionally used for filtering, voltage smoothing, by-pass and other many applications in power conversion circuits requiring a cost effective and volumetric efficiency components. Unfortunately, electrolytic capacitors are some of the weakest components in power electronic converter. Many papers have proposed different methods or algorithms to determinate the ESR and/or capacitance C for fault diagnosis of the electrolytic capacitor. However, both ESR and C vary with frequency and temperature. Accurate knowledge of both values at the capacitors operating conditions is essential to achieve the best reference data of fault judgement. According to parameter analysis, the capacitance increases with temperature and the ESR decreases. Higher frequencies make the ESR and C to decrease. Analysis results show that the proposed electrolytic capacitor parameter estimation technique can be applied to reference signal of capacitor diagnosis systems successfully.

Capacitive Switching Antenna의 최적 에너지 전달에 관한 연구 (A Study on Optimizing Energy Transfer of Capacitive Switching Antenna)

  • 김진만;방정주;허창수
    • 전기학회논문지
    • /
    • 제62권2호
    • /
    • pp.232-238
    • /
    • 2013
  • In this paper we describe the maximum energy transfer of CSA(Capacitive Switching Antenna). CSA which is radiated antenna system contain energy storage and switch, antenna needs to high voltage source for electrical field radiation experiment. In this experiment we employed Marx generator as a charging source. CSA can radiate electrical field more efficiently by varying antenna capacitance. The electromagnetic generation system which was using CSA has some advantages which are more simple and more effective compared to exist system. We evaluated the performance of electromagnetic wave generating system using CSA. As a result UWB gain of system is 0.47, It is higher level than exist system is 0.3. Radiated electrical field strength at 1m is 70kV/m. It is measured by D-dot sensor and gap distance is 20mm. Center frequency of CSA is approximately 25MHz. When vary the antenna gap distance from 50mm to 20mm, we can find the radiation field strength is decrease and antenna center frequency is increased. We also simulated the energy transfer efficiency to compare with experiment result. Consequentially, CSA needs to appropriate capacitance which is similar value from marx generator for maximum energy transfer, and gap is less than 1mm to increase the CSA capacitance.

고전압 펄스신호 측정용 분압기의 온도보상에 관한 실험 (Experimental Analysis on Temperature Compensation of Capacitive Voltage Divider for a Pulsed High Voltage Measurement)

  • 장성덕;손윤규;권세진;오종석;조무현
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2005년도 제36회 하계학술대회 논문집 B
    • /
    • pp.1530-1533
    • /
    • 2005
  • Total 12 units of high power klystron-modulator systems as microwave source is under operation for 2.5-GeV electron linear accelerator in Pohang Light Source(PLS) linac. RF power and beam power of klystron are precisely measured for the effective control of electron beam. A precise measurement and measurement equipment with good response characteristics are required for this. Input power of klystron is calculated from the applied voltage and the current on its cathode. Tiny measurement error severely effects RF output power value of klystron. Therefore, special care is needed to measure precise beam voltage. Capacitive voltage divider(CVD) unit is intended for the measurement of beam voltage of 400 kV generated from the pulsed klystron-modulator system. Main parameter to determine the standard capacitance in the high arm of CVD is dielectric constant of insulation oil. Therefore CVD should be designed to have a minimum capacitance variation due to voltage, frequency and temperature in the measurement range. This paper will discuss the analysis of capacitive voltage divider for a pulsed high-voltage measurement, and the empirical relations between capacitance and oil temperature variation.

  • PDF

발전소자응용을 위한 PMW-PNN-PZT적층 압전세라믹스의 특성

  • 오영광;류주현;문승언
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 2009년도 추계학술대회 논문집
    • /
    • pp.78-78
    • /
    • 2009
  • In this study, multilayer piezoelectric ceramics was manufactured using the PMW-PNN-PZT ceramics. Then, their physical characteristics for applicaton of electric power generation were investigated according to the numbers of multilayer. With increasing the numbers of multilayer, effective electromechanical coupling factor($k_{eff}$) and capacitance were decreased and increased, respectively.

  • PDF