• Title/Summary/Keyword: Down Lock

Search Result 33, Processing Time 0.025 seconds

Effect of Lock-up Control Strategy on Vehicle Fuel Economy (자동변속기 차량의 직결영역 변화에 따른 연비 특성에 관한 연구)

  • Kim, Woo-Seok;Han, Chang-Ho;Kim, Nam-Kyun;Park, Kyung-Seok;Park, Jin-Il;Lee, Jong-Hwa
    • Transactions of the Korean Society of Automotive Engineers
    • /
    • v.14 no.2
    • /
    • pp.9-15
    • /
    • 2006
  • Experiments are conducted to compare fuel economy of FTP-75 mode on two different lock-up conditions; (A) Lock-up on at engine speed of 1,200(rpm) and above for 3rd & 4th gear, (B) Lock-up on at engine speed of 1400rpm and above for 4th gear only. As a result, case A had better fuel economy about 2.75(%) than case B for FTP-75 mode. Simulation(CRUISE, AVL) study is also carried out in order to estimate the effect of Lock-up control strategy for vehicle fuel economy. The fuel economy simulation result agrees with the measured fuel economy within error of 2(%). The improved Lock-up control strategy is proposed by simulation.

A Component Model for Managing Covid-19 Crisis

  • Taweel, Faris M.
    • International Journal of Computer Science & Network Security
    • /
    • v.21 no.7
    • /
    • pp.365-373
    • /
    • 2021
  • Covid-19 posed a serious threat to public health worldwide, especially in the absence of vaccines or medicines. The only viable strategies to combat a virus with a high infection rate were to apply lock-down strategies, transport ban, social and physical distancing. In this work, we provide a domain-specific component model for crisis management. The model allows for building a plan for managing Covid-19 crisis and use the plan as a template to generate a system specific for managing that crisis. The crisis component model is derived from X-MAN II, a generic component model that we have developed for the aircraft industry

Robust Control of an Anti-Lock Eddy Current Type Brake System (잠김 방지 기능을 가지는 비접촉식 와전류형 제동장치의 견실제어)

  • 이갑진;박기환
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.4 no.4
    • /
    • pp.525-533
    • /
    • 1998
  • A conventional contact type brake system which uses a hydraulic system has mny Problems such as time delay response due to pressure build-up, brake pad wear due to contact movement, bulky size, and low braking performance in high speed region. As vehicle speed increases, a more powerful brake system is required to ensure vehicle safety and reliability. In this work, a contactless brake system of an eddy current type is proposed to overcome problems. Optimal torque control which minimizes a braking distance is investigated with a scaled-down model of an eddy current type brake. It is possible to realize optimal torque control when a maximum friction coefficient (or desired slip ratio) corresponding to road condition is maintained. Braking force analysis for a scaled-down model is done theoretically and experimentally compensated. To accomplish optimal torque control of an eddy current type brake system, a sliding mode control technique which is, one of the robust nonlinear control technique is developed. Robustness of the sliding mode controller is verified by investigating the braking performance when friction coefficient is varied. Simulation and experimental results will be presented to show that it has superior performance compared to the conventional method.

  • PDF

Pressured or Pleasure Reading: A Survey of Reading Preferences of Secondary School Students during COVID-19 Lockdown

  • Abimbola, Margaret Olusola;Shabi, Iwok;ARAMIDE, Kolawole Akinjide
    • International Journal of Knowledge Content Development & Technology
    • /
    • v.11 no.2
    • /
    • pp.7-21
    • /
    • 2021
  • The study was a descriptive cross-sectional survey which investigated the reading preferences of secondary school students in Nigeria during the lockdown occasioned by COVID-19 pandemic. A hundred secondary school students in Ile- Ife and Ilesa in Osun State, Nigeria were the study respondents. Close ended self-administered questionnaire was used to obtain data. Of the one hundred questionnaire which were applied to the study respondents, ninety-three were retrieved. Data obtained were analyzed using simple frequencies and percentages. The study established that majority of respondents were not pressured to read but read for pleasure. Preference for a wide range of fiction and non-fiction books which was read for purposes ranging from academic, social, relaxation and information was indicated by respondents. Availability of reading materials determined reading preference of majority of respondents as many could not afford to access electronic books whether free or not. The researchers recommended that different types of reading materials that suit the reading preferences and meet the diverse purpose of reading should be provided for the secondary school students during lockdown to improve their reading habits. Public libraries should function during this lock down period within the guidelines of the appropriate health authorities, while school libraries should be equipped to offer virtual services during the lockdown and the students should be exposed to e-books for their reading pleasure.

A design of fast switching time, low phase noise PHS frequency synthesizer (빠른 스위칭 시간과 저 위상잡음 특성을 가지는 PHS용 주파수 합성기의 설계)

  • Jung, Sung-Kyu;Jung, Ji-Hoon;Pu, Young-Gun;Kim, Jin-Kyung;Jang, Suk-Hwan;Lee, Kang-Yoon
    • Proceedings of the IEEK Conference
    • /
    • 2006.06a
    • /
    • pp.499-500
    • /
    • 2006
  • This paper presents a fast switching CMOS frequency synthesizer with a new coarse tuning method for PHS applications. To achieve the fast lock-time and the low phase noise performance, an efficient bandwidth control scheme is proposed. Charge pump up/down current mismatches are compensated with the current mismatch compensation block. Also, the proposed coarse tuning method selects the optimal tuning capacitances of the LC-VCO to optimize the phase noise and the lock-time. The measured lock-time is about $20{\mu}s$. This chip is fabricated with $0.25{\mu}m$ CMOS technology, and the die area is $0.7mm{\times}2.1mm$. The power consumption is 54mW at 2.7V supply voltage.

  • PDF

Detection and Quantification of Defects in Composite Material by Using Thermal Wave Method

  • Ranjit, Shrestha;Kim, Wontae
    • Journal of the Korean Society for Nondestructive Testing
    • /
    • v.35 no.6
    • /
    • pp.398-406
    • /
    • 2015
  • This paper explored the results of experimental investigation on carbon fiber reinforced polymer (CFRP) composite sample with thermal wave technique. The thermal wave technique combines the advantages of both conventional thermal wave measurement and thermography using a commercial Infrared camera. The sample comprises the artificial inclusions of foreign material to simulate defects of different shape and size at different depths. Lock-in thermography is employed for the detection of defects. The temperature field of the front surface of sample was observed and analysed at several excitation frequencies ranging from 0.562 Hz down to 0.032 Hz. Four-point methodology was applied to extract the amplitude and phase of thermal wave's harmonic component. The phase images are analyzed to find qualitative and quantitative information about the defects.

A Design of DLL(Delay-Locked-Loop) with Low Power & High Speed locking Algorithm (저전력과 고속 록킹 알고리즘을 갖는 DLL(Delay-Locked LooP) 설계)

  • 경영자;이광희;손상희
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.26 no.12C
    • /
    • pp.255-260
    • /
    • 2001
  • This paper describes the design of the Register Controlled DLL(Delay-Locked Loop) that achieves fast locking and low Power consumption using a new locking algorithm. A fashion for a fast locking speed is that controls the two controller in sequence. The up/down signal due to clock skew between a internal and a external clock in phase detector, first adjusts a large phase difference in coarse controller and then adjusts a small phase difference in fine controller. A way for a low power consumption is that only operates one controller at once. Moreover the proposed DLL shows better jitter performance Because using the lock indicator circuit. The proposed DLL circuit is operated from 50MHz to 200MHz by SPICE simulation. The estimated power dissipation is 15mA at 200MHz in 3.3V operation. The locking time is within 7 cycle at all of operating frequency.

  • PDF

Implementation and Measurement of Protection Circuits for Step-down DC-DC Converter Using 0.18um CMOS Process (0.18um CMOS 공정을 이용한 강압형 DC-DC 컨버터 보호회로 구현 및 측정)

  • Song, Won-Ju;Song, Han-Jung
    • Journal of the Korean Society of Industry Convergence
    • /
    • v.21 no.6
    • /
    • pp.265-271
    • /
    • 2018
  • DC-DC buck converter is a critical building block in the power management integrated circuit (PMIC) architecture for the portable devices such as cellular phone, personal digital assistance (PDA) because of its power efficiency over a wide range of conversion ratio. To ensure a safe operation, avoid unexpected damages and enhance the reliability of the converter, fully-integrated protection circuits such as over voltage protection (OVP), under voltage lock out (UVLO), startup, and thermal shutdown (TSD) blocks are designed. In this paper, these three fully-integrated protection circuit blocks are proposed for use in the DC-DC buck converter. The buck converter with proposed protection blocks is operated with a switching frequency of 1 MHz in continuous conduction mode (CCM). In order to verify the proposed scheme, the buck converter has been designed using a 180 nm CMOS technology. The UVLO circuit is designed to track the input voltage and turns on/off the buck converter when the input voltage is higher/lower than 2.6 V, respectively. The OVP circuit blocks the buck converter's operation when the input voltage is over 3.3 V, thereby preventing the destruction of the devices inside the controller IC. The TSD circuit shuts down the converter's operation when the temperature is over $85^{\circ}C$. In order to verify the proposed scheme, these protection circuits were firstly verified through the simulation in SPICE. The proposed protection circuits were then fabricated and the measured results showed a good matching with the simulation results.

Impact Assessment of COVID-19 on PM2.5 in Busan -Comparative Study in Busan vs. Seoul Metropolitan Area(III) (부산지역 PM2.5의 COVID-19 영향 분석 - 수도권과 비교연구(III))

  • Min-Jun Park;Cheol-Hee Kim
    • Journal of Environmental Science International
    • /
    • v.32 no.4
    • /
    • pp.205-220
    • /
    • 2023
  • In this study, impact of the COVID-19 outbreak on PM2.5 mass and its five chemical components (NH4+, NO3-, SO42-, OC, EC) in Busan was evaluated, and compared with that of Seoul. The study period over the recent three years was sub-divided into two periods: Pre-COVID (2018~2019) and COVID (2020) periods, and the differences in observed annual and monthly variations between the two periods were explored here. The results indicated that annual mean PM2.5 mass concentrations decreased during the COVID period by 16% in Seoul and 29% in Busan, and the satellite-observed annual average of aerosol optical depth (AOD) over the Korean Peninsula also decreased by approximately more than 10% compared with that of the Pre-COVID period. All of the five chemical components decreased but no particular changes were found in their fractions occupied during the COVID period. However, over the Lock-down period (2020-March), the sulfate fraction decreased in Seoul, mostly reflecting the recent Chinese trends of aerosol characteristics, whereas the nitrate fraction considerably decreased in Busan, which was attributable to the local emission changes and their variabilities in Busan. Other meteorological characteristics such as higher frequencies of easterly winds in the Busan area during the COVID period were also discussed in comparison with those in the Seoul area.

Design and Fabrication of a Offset-PLL with DAC (DAC를 이용한 Offset-PLL 설계 및 제작)

  • Lim, Ju-Hyun;Song, Sung-Chan
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.22 no.2
    • /
    • pp.258-264
    • /
    • 2011
  • In this paper, we designed a frequency synthesizer with a low phase noise and fast lock time and excellent spurious characteristics using the offset-PLL(Phase Locked Loop) that is used in GSM(Global System for Mobile communications). The proposed frequency synthesizer has low phase noise using three times down conversion and third offset frequency of this synthesizer is created by DDS(Direct Digital Synthesizer) to have high frequency resolution. Also, this synthesizer has fast switching speed using DAC(Digital to Analog Converter). but phase noise degraded due to DAC. we improved performance using the DAC noise filter.