• Title/Summary/Keyword: Display Pixel

Search Result 462, Processing Time 0.036 seconds

Study on OTFT-Backplane for Electrophoretic Display Panel (전기영동 디스플레이 패널용 OTFT-하판 제작 연구)

  • Lee, Myung-Won;Ryu, Gi-Sung;Song, Chung-Kun
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.7
    • /
    • pp.1-8
    • /
    • 2008
  • We fabricated flexible electrophoretic display(EPD) driven by organic thin film transistors(OTFTs) on plastic substrate. We designed the W/L of OTFT to be 15, considering EPD's transient characteristics. The OTFTs employed bottom contact structure and used Al for gate electrode, the cross-linked polyvinylphenol for gate insulator, pentacene for active layer. The plastic substrate was coated by PVP barrier layer in order to remove the islands which were formed after pre-shrinkage process and caused the electrical short between bottom scan and top data metal lines. Pentacene active layer was confined within the gate electrodes so that the off current was controlled and reduced by gate electrodes. Especially, PVA/Acryl double layers were inserted between EPD panel and OTFT-backplane in order to protect OTFT-backplane from the damages created by lamination process of EPD panel on the backplane and also accommodate pixel electrodes through via holes. From the OTFT-backplane the mobility was $0.21cm^2/V.s$, Ion/Ioff current ratio $10^5$. The OTFT-EPD panel worked successfully and demonstrated to display some patterns.

Hardware Implementation of FPGA-based Real-Time Formatter for 3D Display (3D 디스플레이를 위한 FPGA-기반 실시간 포맷변환기의 하드웨어 구현)

  • Seo Young-Ho;Kim Dong-Wook
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.9 no.5
    • /
    • pp.1031-1038
    • /
    • 2005
  • In this paper, we propose real-time 3D image converting architecture by a unit of pixel for 2D/3D compatible PC and LCD of cellular phone with parallax burier, and implement a system for overall display operation after designing a circuit based on FPGA. After digitizing anolog image signal from PC, we recompose it to 3D image signal according to input image type. Since the architecture which rearranges 2D image to 3D depends on parallax burier, we use interleaving method which mixes pixels by a unit of R, G, and B cell. The propose architecture is designed into a circuit based on FPGA with high-speed memory access technique and use 4 SDRAMs for high performance data storing and processing. The implemented system consists of A/D converting system, FPGA system to formatting 2D signal to 3D, and LCD panel with parallax barrier, for 3D display.

High resolution flexible e-paper driven by printed OTFT

  • Hu, Tarng-Shiang;Wang, Yi-Kai;Peng, Yu-Rung;Yang, Tsung-Hua;Chiang, Ko-Yu;Lo, Po-Yuan;Chang, Chih-Hao;Hsu, Hsin-Yun;Chou, Chun-Cheng;Hsieh, Yen-Min;Liu, Chueh-Wen;Hu, Jupiter
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2009.10a
    • /
    • pp.421-427
    • /
    • 2009
  • We successfully fabricated 4.7-inch organic thin film transistors array with $640{\times}480$ pixels on flexible substrate. All the processes were done by photolithography, spin coating and ink-jet printing. The OTFT-Electrophoretic (EP) pixel structure, based on a top gate OTFT, was fabricated. The mobility, ON/OFF ratio, subthreshold swing and threshold voltage of OTFT on flexible substrate are: 0.01 ^2/V-s, 1.3 V/dec, 10E5 and -3.5 V. After laminated the EP media on OTFT array, a panel of 4.7-inch $640{\times}480$ OTFT-EPD was fabricated. All of process temperature in OTFT-EPD is lower than $150^{\circ}C$. The pixel size in our panel is $150{\mu}m{\times}150{\mu}m$, and the aperture ratio is 50 %. The OTFT channel length and width is 20 um and 200um, respectively. We also used OTFT to drive EP media successfully. The operation voltages that are used on the gate bias are -30 V during the row data selection and the gate bias are 0 V during the row data hold time. The data voltages that are used on the source bias are -20 V, 0 V, and 20 V during display media operation.

  • PDF

3D Volumetric Medical Image Coding Using Unbalanced Tree (3차원 불균형 트리 구조를 가진 의료 영상 압축에 대한 연구)

  • Kim, Young-Seop;Cho, Jae-Hoon
    • Journal of the Semiconductor & Display Technology
    • /
    • v.5 no.2 s.15
    • /
    • pp.19-25
    • /
    • 2006
  • This paper focuses on lossy medical image compression methods for medical images that operate on three-dimensional(3-D) irreversible integer wavelet transform. We offer an application of unbalanced tree structure algorithm to medical images, using a 3-D unbalanced wavelet decomposition and a 3-D unbalanced spatial dependence tree. The wavelet decomposition is accomplished with integer wavelet filters implemented with the lifting method. We have tested our encoder on volumetric medical images using different integer filters and coding unit sizes. The coding unit sizes of 16 slices save considerable dynamic memory(RAM) and coding delay from full sequence coding units used in previous works. If we allow the formation of trees of different lengths, then we can accomodate more transaxial scales than three. The encoder and decoder can then keep track of the length of the tree in which each pixel resides through the sequence of decompositions. Results show that, even with these small coding units, our algorithm with certain filters performs as well and better in lossy coding than previous coding systems using 3-D integer unbalanced wavelet transforms on volumetric medical images.

  • PDF

New Process Development for Hybrid Silicon Thin Film Transistor

  • Cho, Sung-Haeng;Choi, Yong-Mo;Jeong, Yu-Gwang;Kim, Hyung-Jun;Yang, Sung-Hoon;Song, Jun-Ho;Jeong, Chang-Oh;Kim, Shi-Yul
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2008.10a
    • /
    • pp.205-207
    • /
    • 2008
  • The new process for hybrid silicon thin film transistor (TFT) using DPSS laser has been developed for realizing both low-temperature poly-Si (LTPS) TFT and a-Si:H TFT on the same substrate as a backplane of active matrix liquid crystal display. LTPS TFTs are integrated on the peripheral area of the panel for gate driver integrated circuit and a-Si:H TFTs are used as a switching device for pixel in the active area. The technology has been developed based on the current a-Si:H TFT fabrication process without introducing ion-doping and activation process and the field effect mobility of $4{\sim}5\;cm^2/V{\cdot}s$ and $0.5\;cm^2/V{\cdot}s$ for each TFT was obtained. The low power consumption, high reliability, and low photosensitivity are realized compared with amorphous silicon gate driver circuit and are demonstrated on the 14.1 inch WXGA+ ($1440{\times}900$) LCD Panel.

  • PDF

A Design of Over-driving Controller to Reduce Motion Blur (Motion Blur를 줄이기 위한 Over-driving Controller 설계)

  • Nam, Ki-Hun;Shin, Yong-Seb
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.47 no.4
    • /
    • pp.1-6
    • /
    • 2010
  • We can see the motion blur phenomenon on theedge of the moving picture when it moves in the LCDs. To reduce this phenomenon, we suggested a new over-deriving method, implemented on the board XUP Virtex-2 Pro Development System by using Virtex-2 Pro XUP XC2VP30 and improved the Motion Blur. In this method, we did not use additional parts except for a SDRAM. Hardware implementation for IP and data interface were handled in software. In this paper, we used the moving bar and the moving video image as a design model. We also showed that the afterimage was reduced and the vivid moving images was displayed. through this method.

The Improvement of Matching of Amplifier Input Transistor for Display Driver IC (Display Driver IC용 Amplifier Input Transistor의 Matching 개선)

  • Kim, Hyeon-Cheol;Roh, Yong-Han
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.21 no.3
    • /
    • pp.213-216
    • /
    • 2008
  • The voltages for pixel electrodes on LCD panels are supplied with analog voltages from LCD Driver ICs (LDIs). The latest LDI developed for large LCD TV's has suffered from the degradation of analog output characteristics (target voltage: AVO and output voltage deviation: dVO). By the failure analysis, humps in $I_D-V_G$ curves have been observed in high voltage (HV) NMOS devices for input transistors in amplifiers. The hump is investigated to be the main cause of the deviation for the driving current in HV NMOS transistors. It also makes the matching between two input transistors worse and consequently aggravates the analog output characteristics. By simply modifying the active layout of HV NMOS transistors, this hump was removed and the analog characteristics (AVO &dVO) were improved significantly. In the help of the improved analog characteristics, it also became possible to reduce the size of the input transistors less than a half of conventional transistors and significantly improve the integration density of LDIs.

Panoramic Image Stitching using Feature Extracting and Matching on Mobile Device (모바일 기기에서 특징적 추출과 정합을 활용한 파노라마 이미지 스티칭)

  • Lee, Yong-Hwan;Kim, Heung-Jun
    • Journal of the Semiconductor & Display Technology
    • /
    • v.15 no.4
    • /
    • pp.97-102
    • /
    • 2016
  • Image stitching is a process of combining two or more images with overlapping area to create a panorama of input images, which is considered as an active research area in computer vision, especially in the field of augmented reality with 360 degree images. Image stitching techniques can be categorized into two general approaches: direct and feature based techniques. Direct techniques compare all the pixel intensities of the images with each other, while feature based approaches aim to determine a relationship between the images through distinct features extracted from the images. This paper proposes a novel image stitching method based on feature pixels with approximated clustering filter. When the features are extracted from input images, we calculate a meaning of the minutiae, and apply an effective feature extraction algorithm to improve the processing time. With the evaluation of the results, the proposed method is corresponding accurate and effective, compared to the previous approaches.

Simulation of Capillary Phenomenon for Solution Coating of High-uniformity Organic thin Films (고균일 유기박막 코팅을 위한 모세관 현상 전산모사)

  • Shin, Dong-Kyun;Hong, Gi-Young;Park, Jong-Woon;Seo, Hwa-Il
    • Journal of the Semiconductor & Display Technology
    • /
    • v.16 no.1
    • /
    • pp.106-111
    • /
    • 2017
  • When a substrate with a pixel-defining layer (bank) is coated, there arises capillary force due to surface tension and adhesive forces between a solvent and the bank layer. It brings in a degradation of film thickness and emission uniformities within pixels. With an attempt to suppress it, we have performed fluid flow simulations of capillary arise by varying the contact angle of bank and the bank structure. We have first demonstrated that the fluid flow model can reproduce the capillary phenomenon that was observed experimentally. It has been found that capillary arise can be suppressed using a hydrophobic material for the bank layer. Furthermore, it was suppressed by tilting the sidewalls outwardly (i.e., using a positive photoresistor). We can obtain very uniform films when the slope is $50^{\circ}$ with the contact angle of $40^{\circ}$.

  • PDF

Characteristic Analysis of Spacial Electric Field Distribution in Liquid Crystal of TFT-LCD Panel (3차원 유한요소법을 이용한 TFT-LCD 액정에서의 공간 전기장 분포 특성 분석)

  • Jung, Sang-Sik;Kim, Nam-Kyung;Kim, Dong-Hun;Noh, Min-Ho;Lee, Kyu-Sang
    • Journal of the Korean Magnetics Society
    • /
    • v.22 no.3
    • /
    • pp.91-96
    • /
    • 2012
  • In this paper, a three-dimensional finite element model based on the multi-pixel was constructed to accurately predict electric field distributions including an interference phenomenon between adjacent pixels in the liquid crystal of a complicated TFT-LCD panel. Utilizing the elaborate numerical model, the characteristics of spatial electric field distributions depending on various fault-electrode conditions are thoroughly examined on the basis of the field distribution of a normal electrode condition. The validity of the proposed model is proved by comparing the simulation results with those of the existing optical inspection equipments.