• Title/Summary/Keyword: Design and Fabrication

Search Result 2,714, Processing Time 0.028 seconds

Concrete Reinforcement Modeling with IFC for Automated Rebar Fabrication

  • LIU, Yuhan;AFZAL, Muhammad;CHENG, Jack C.P.;GAN, Vincent J.L.
    • International conference on construction engineering and project management
    • /
    • 2020.12a
    • /
    • pp.157-166
    • /
    • 2020
  • Automated rebar fabrication, which requires effective information exchange between model designers and fabricators, has brought the integration and interoperability of data from different sources to the notice of both academics and industry practitioners. Industry Foundation Classes (IFC) was one of the most commonly used data formats to represent the semantic information of prefabricated components in buildings, whereas the data format utilized by rebar fabrication machine is BundesVereinigung der Bausoftware (BVBS), which is a numerical data structure exchanging reinforcement information through ASCII encoded files. Seamless transformation between IFC and BVBS empowers the automated rebar fabrication and improve the construction productivity. In order to improve data interoperability between IFC and BVBS, this study presents an IFC extension based on the attributes required by automated rebar fabrication machines with the help of Information Delivery Manual (IDM) and Model View Definition (MVD). IDM is applied to describe and display the information needed for the design, construction and operation of projects, whereas MVD is a subset of IFC schema used to describe the automated rebar fabrication workflow. Firstly, with a rich pool of vocabularies practitioners, OmniClass is used in information exchange between IFC and BVBS, providing a hierarchy classification structure for reinforcing elements. Then, using International Framework for Dictionaries (IFD), the usage of each attribute is defined in a more consistent manner to assist the data mapping process. Besides, in order to address missing information within automated fabrication process, a schematic data mapping diagram has been made to deliver IFC information from BIM models to BVBS format for better data interoperability among different software agents. A case study based on the data mapping will be presented to demonstrate the proposed IFC extension and how it could assist/facilitate the information management.

  • PDF

An approach to Photorefractive Device Fabrication Utilizing Crosslinking Systems

  • Suh, Sang Chul;Shim, Sang Chul;Yoo, Dong Jin
    • Journal of Photoscience
    • /
    • v.10 no.3
    • /
    • pp.251-255
    • /
    • 2003
  • The composites fabricated by blending nonlinear optical (NLO) chromophore such as {4-[2-(4-nitrophenyl)-vinyl] phenyl}diphenylamine (NVPDA) with photoconducting crosslinkable matrix, bis-(4-ethynylphenyl)-(4-octyloxy-phenyl)amine (BEOPEA), showed photorefractive property. Many problems faced in typical organic photorefractive systems such as time-consuming chemical synthesis, difficulty in rational design, intrinsic instability and phase separation could be avoided by this fabrication method.

  • PDF

Design and Fabrication of Teletext Bit Slicer IC (Teletext Bit Slicer 집적회로의 설계 및 제작)

  • 申明澈;張榮旭;金永生;高鎭秀;明贊奎;閔聖基
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.23 no.3
    • /
    • pp.384-388
    • /
    • 1986
  • This paper describes the design and fabrication of an integrated circuit that can detect the teletext signal included in a composite video signal. The circuit that is based on the comparatorlevel sampling method can detect a stable data signal even from an external circuit with large variation. It has been fabricated by the SST bipolar standard process. Its chip size is $2.5x3.78mm^2$.

  • PDF

Development of Integrated Optical Filter with New Function -Part 2: Fabrication and Improvement of Optical Filter (새로운 기능의 집적형광 Filter의 개발에 관한 연구 제 2부 : 광필터의 제작 및 특성의 개선)

  • 金東一;Yoshiyuki Naito
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.23 no.6
    • /
    • pp.840-845
    • /
    • 1986
  • In this Part II of the paper, we evaluated the fabrication error and dividing characteristics for the opticalfilters proposed in the Part I. Furthermore, we propose an integrated optical filter with a new function that can eliminate the fabdrication error. The fabrication method and filtering characteristics have been tested by experiments, thereby confirming the validity of the design theory.

  • PDF

Statistical Design of Experiments and Analysis: Hierarchical Variance Components and Wafer-Level Uniformity on Gate Poly-Silicon Critical Dimension (통계적 실험계획 및 분석: Gate Poly-Silicon의 Critical Dimension에 대한 계층적 분산 구성요소 및 웨이퍼 수준 균일성)

  • Park, Sung-min;Kim, Byeong-yun;Lee, Jeong-in
    • Journal of Korean Institute of Industrial Engineers
    • /
    • v.29 no.2
    • /
    • pp.179-189
    • /
    • 2003
  • Gate poly-silicon critical dimension is a prime characteristic of a metal-oxide-semiconductor field effect transistor. It is important to achieve the uniformity of gate poly-silicon critical dimension in order that a semiconductor device has acceptable electrical test characteristics as well as a semiconductor wafer fabrication process has a competitive net-die-per-wafer yield. However, on gate poly-silicon critical dimension, the complexity associated with a semiconductor wafer fabrication process entails hierarchical variance components according to run-to-run, wafer-to-wafer and even die-to-die production unit changes. Specifically, estimates of the hierarchical variance components are required not only for disclosing dominant sources of the variation but also for testing the wafer-level uniformity. In this paper, two experimental designs, a two-stage nested design and a randomized complete block design are considered in order to estimate the hierarchical variance components. Since gate poly-silicon critical dimensions are collected from fixed die positions within wafers, a factor representing die positions can be regarded as fixed in linear statistical models for the designs. In this context, the two-stage nested design also checks the wafer-level uniformity taking all sampled runs into account. In more detail, using variance estimates derived from randomized complete block designs, Duncan's multiple range test examines the wafer-level uniformity for each run. Consequently, a framework presented in this study could provide guidelines to practitioners on estimating the hierarchical variance components and testing the wafer-level uniformity in parallel for any characteristics concerned in semiconductor wafer fabrication processes. Statistical analysis is illustrated for an experimental dataset from a real pilot semiconductor wafer fabrication process.

Improved Optimal Approximated Unfolding Algorithm of a Curved Shell Plate with Automatic Mesh Generation (자동 메쉬 생성을 적용한 향상된 자유 곡면의 최적 근사 전개 알고리즘)

  • Ryu C.H.;Shin J.G.
    • Korean Journal of Computational Design and Engineering
    • /
    • v.11 no.3
    • /
    • pp.157-163
    • /
    • 2006
  • Surfaces of many engineering structures, especially, those of ships are commonly made out of either single- or double-curved surfaces to meet functional requirements. The first step in the fabrication process of a three-dimensional design surface is unfolding or flattening the surface, otherwise known as planar development, so that manufacturers can determine the initial flat plate which is required to form the design shape. In this paper, an algorithm for optimal approximated development of a general curved surface, including both single- and double-curved surfaces, is established by minimizing the strain energy of deformation from its planar development to the design surface. The unfolding process is formulated into a constrained nonlinear programming problem, based on the deformation theory and finite element. Constraints are subjected to the characteristics of the fabrication method. And the design surface, or the curved shell plate is subdivided by automatic mesh generation.

SINIS Technology for RSFQ Circuit Fabrication (RSFQ 회로 제작용 SINIS 조셉슨 접합기술)

  • ;;D. Balashov
    • Proceedings of the Korea Institute of Applied Superconductivity and Cryogenics Conference
    • /
    • 2003.10a
    • /
    • pp.103-105
    • /
    • 2003
  • The high speed of RSFQ circuits is based on the self-resetting in the overdamped Josephson junctions. The SIS technology using Nb/A1$_2$O$_3$/Nb trilayer has been successfully adopted as a standard technology. However the newly suggested SINIS technology attracts interest because the junction itself is overdamped without any external shunt, and provides possibility of simplification of RSFQ circuit design and fabrication. In this paper we demonstrate RSFQ circuit fabrication process using SINIS technology.

  • PDF

Fabrication and feasibility estimation of Micro Engine Component (미세 엔진 운용성 검증 및 요소 기술 개발)

  • Lee, Dae-Hoon;Park, Dae-Eun;Choi, Kwon-Hyoung;Yoon, Joon-Bo;Kwon, Se-Jin;Yoon, Eui-Sik
    • Proceedings of the KSME Conference
    • /
    • 2001.06d
    • /
    • pp.31-36
    • /
    • 2001
  • As a part of micro engine development feasibility estimation was done through fabrication and test of down scaled combustor and MEMS fabricated spark electrode. In an experimental observation of the down scaled combustion phenomena where flame propagation was observed by optical method and pressure change in combustor which gives the information about the reaction generated thermal energy was recorded and analyzed. Optimal combustor scale was derived to be about 2mm considering increased heat loss effect and thermal energy generation capability. Through the fabrication and discharge test of MEMS electrode effects of electrode width and gap was investigated. Electrode was fabricated by thick PR mold and electroplating. From the result discharge voltage characteristic in sub millimeter scale electrode having thickness of $40{\mu}m$ was obtained. From the result base technology for design and fabrication of micro engine was obtained.

  • PDF

AR system for FAB construction management using BIM data under fast track condition (패스트트랙 환경에서 FAB신축을 지원하는 BIM기반 AR 시스템 개발)

  • Lee, Sang-Won;Lee, Kwang-Soo;Choi, Sung-In;Ryu, Seong-Chan;Park, Jung-Seo
    • Journal of KIBIM
    • /
    • v.12 no.4
    • /
    • pp.1-18
    • /
    • 2022
  • New Fabrication Facility (FAB) construction is performed with Building Information Modeling (BIM) based design. The BIM design data keep updated during the FAB construction. To improve fast-track construction management, a Fabrication Facility Augmented Reality (FABAR) was developed. This study introduces a FABAR system development process and shows performance evaluation results of the FABAR prototype system. The FABAR is implemented with three major modules: Augmented Reality (AR) visualization unit (Room-box) to transfer big BIM data to AR data, AR registration and tracking unit to match AR with real scape and to keep AR coordination in real, and AR data management unit to enhance usability. The prototype performance results were as follows: visualization of design BIM data via AR within 24 hours, precise AR registration and tracking registration, and appropriate usability to support FAB construction management at site. The results indicate that the FABAR is applicable for FAB construction management. Especially, the BIM data transformation method using Room-box in this study signifies a new construction management approach using fluctuating BIM design data in the fast track construction condition.