• The Transactions of the Korean Institute of Electrical Engineers B
• /
• v.50 no.9
• /
• pp.445-452
• /
• 2001

Two switching signal patterns are proposed to prevent short circuit of PWM ac choppers. The voltage detection method and the current detection method are proposed to execute two switching signal patterns. In the voltage detection method, the dead-time has to be inserted to the switching signals after polarity of input voltage is checked by voltage transducer at input side. In the current detection method, the direction of load current is checked by current transducer at output side, and the dead-time delay is not considered. Controlling circuit built by current detection method is simple because the dead-time delay is considered. The experimental results are presented to prevent short circuit of ac chopper safely.

• Proceedings of the KIPE Conference
• /
• 2006.06a
• /
• pp.254-256
• /
• 2006

A Novel way to support typical Thermal Shut Down(TSD) circuit is proposed. In power ICs, on-time or on-duration is the key factor to anticipate an abrupt increase of internal temperature. Such an abrupt raise of the temperature can cause TSD circuit cannot protect on proper time due to the temperature detection delay come from the physical distance or the imperfect coupling between heat sources and detector. The proposed circuit checks the duty ratio touched their maximum or not in every cycle. Once duty ratio touches the maximum duty, new circuit generates the warning signal to the TSD circuit and lowers pre-determined temperature for shut down to compensate the detection delay. The novel circuit will be analyzed to the transistor level and checked the validity by simulation.

• Journal of the Korean Institute of Telematics and Electronics A
• /
• v.33A no.2
• /
• pp.205-216
• /
• 1996

In this paper we propose an efficient robust path delay fault test genration algorithm for detection of path delay faluts in combinational ligic circuits. In the proposed robust test genration approach, the testability measure is computed for all gates in the circuit under test and these computed values are used to genrate weighted random delay test vetors for detection of path delay faults. For genrated robust test vectors, we perform fault simulation on ISCAS '85 benchmark circuits using parallel pattern technqieus. The results indicate that the proposed test genration method not only increases the number of detected robust path delay faults but also reduces the time taen to genrate robust tests.

• Journal of Advanced Navigation Technology
• /
• v.7 no.2
• /
• pp.141-148
• /
• 2003

This paper presents and compares several techniques that detect the symbol rate of unknown received signal. Symbol rate is detected from the power spectral density of the circuits such as the delay and multiplier circuit, the square law circuit, and analytic signal, etc. As a result of discrete Fourier transform of the output signals of these circuits, a lot of spectral lines and some peaks appear in frequency domain and the position of first peak is corresponding to the symbol rate. If a spectral line on the frequency that is not located in symbol rate is larger than the first peak, the symbol rate is erroneously detected. Thus, the ratio between the value of first peak and the highest side spectral line is used for the measure of the performance of symbol rate detector. For the MPSK modulation, the analytic signal method shows better performance than the delay and multiplier and square law circuits when the received signal power is lager than -20dB. It is also noted that the delay and multiplier circuit is not able to detect the symbol rate for the QAM modulation.

• 제어로봇시스템학회:학술대회논문집
• /
• 1994.10a
• /
• pp.7-12
• /
• 1994

This paper describes an outline of pseudorandom M-sequence and its applications to measurement and control engineering. At first, generation and properties of M-sequence is briefly described and then its applications to delay time measurement, information transmission by use of M-array, two dimensional positioning, fault detection of logical circuit, fault detection of RAM, linear and nonlinear system identification.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.60 no.6
• /
• pp.1146-1151
• /
• 2011

There are two methods for train control in information transmission by using track circuit system and installing wayside transmitter. Information signal is transmitted to the on-board antenna by using rails. Continuous information about train intervals, speed and route is received by on-board antenna in AF track circuit system. The information signal is included with carrier wave and received by magnetic coupling in the on-board antenna. Therefore, it is important to define standard current level in the AF track circuit system. When current flowed to rails is low, magnetic sensors are not operated by decreasing magnetic field intensity. Hence, SNR is decreased because electric field intensity is decreased. When the SNR is decreased, there is the serious influence of noise upon demodulation. So, the frequency of information signal is not extracted in frequency response. Thus, it is possible to happen to train accident and delay as the information signal is not analyzed in the on-board antenna. In this paper, standard energy density is calculated by using Parseval's theory in UM71c track circuit. Hence, detection time of information signal is presented.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.64 no.1
• /
• pp.182-187
• /
• 2015

In the three-phase power system, when any one-phase or two-phases is open-phase, the unbalanced current flows and the single-phase power supplies to three-phase loads. Specially, motor coil and transformer coil receive over-current. As a result, great damage as well as electrical fire can occur to the power system. In order to improve these problems, this paper proposes that an open-phase detection device is designed by a new algorithm using electric potential difference between the resultant voltage of neutral point and ground, and a control circuit topology of open-phase protector is composed of highly efficient semiconductor devices. It improves response speed and reliability. The control algorithm circuit also operates the cut-off of a conventional residual current protective device (RCD) which flows an enforced leakage current to ground wire at open-phase accident. Furthermore, time delay circuit is added to prevent the incapable operation of open-phase protector about instantaneous open-phase not open-phase fault. The time delay circuit improves more reliability.

• Journal of the Korean Institute of Telematics and Electronics A
• /
• v.32A no.5
• /
• pp.31-41
• /
• 1995

In this paper, the relationship between k consecutive outputs of the conventional differential detector and output of differential detector with k-symbol periods delay for differential MSK and GMSK systems is investigated. It is hown that there exists periodity in modulo-2 sum and product of k successive outputs of the conventional differential detector with the output of a detector with k-symbol periods delay circuit. This relationships are used to achieve performance gains over conventional differential detection. The error rate performance of the method is carried out by computer simulation and performance improvement is achieved for differential MSK and GMSK systems.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 1995.11a
• /
• pp.187-189
• /
• 1995

A Surface Acoustic Wave Gas sensor for NO, CO, H$_2$gas detection was designed fabricated, and tested. A delay line device was designed to composite a single mode SAW oscillator which enables to measure a SAW velocity. To reduce the effect of temperature and humidity, dual delay line oscillator circuit was used. And final output was measured by digital frequency counter. NO, CO, H$_2$gas were detected by WO$_3$thin film deposited on the path of the Delay Line.

• The Transactions of the Korean Institute of Electrical Engineers P
• /
• v.53 no.1
• /
• pp.22-27
• /
• 2004

BiCMOS circuit consist of CMOS part which constructs logic function, and bipolar part which drives output load. In BiCMOS circuits, transistor stuck-open faults exhibit delay faults in addition to sequential behavior. In this paper, proposes a method for efficiently generating test pattern which detect stuck-open in BiCMOS circuits. In proposed method, BiCMOS circuit is divided into pull-up part and pull-down part, using structural property of BiCMOS circuit, and we generate test pattern using set theory for efficiently detecting faults which occured each divided blocks.