

## 새로운 고온 보호회로

박영배, 구관본  
페어차일드 반도체 주식회사

### A Novel Thermal Shut Down circuit

Young-Bae Park, Gwan-Bon Koo  
Fairchild Korea Semiconductor Co. Ltd.

#### ABSTRACT

A Novel way to support typical Thermal Shut Down(TSD) circuit is proposed. In power ICs, on-time or on-duration is the key factor to anticipate an abrupt increase of internal temperature. Such an abrupt raise of the temperature can cause TSD circuit cannot protect on proper time due to the temperature detection delay come from the physical distance or the imperfect coupling between heat sources and detector. The proposed circuit checks the duty ratio touched their maximum or not in every cycle. Once duty ratio touches the maximum duty, new circuit generates the warning signal to the TSD circuit and lowers pre-determined temperature for shut down to compensate the detection delay. The novel circuit will be analyzed to the transistor level and checked the validity by simulation.

#### 1. Introduction

Typically the power consumptions of power ICs like switching loss, conduction loss and so on are converted to heat. Therefore IC makers use TSD circuit to protect IC before the internal or junction temperature reaches to its maximum which semiconductor material lose their characteristics. That's why the normal power ICs are shut down around 150~160 °C.

But the precise detection of temperature is not easy due to the physical distance or the imperfect coupling between heat source and detector. In case of power system is made by discrete switch and controller, the situation becomes worse due to the wide distance between heat source that is discrete switch and temperature detector inside the control IC.

The other cases like monolithic or multi-chip in one package are still not positive. Even though physical length is much less than prior one it is not negligible especially when temperature increases very rapidly. This can cause IC breakdown or malfunction. To overcome this, there were various approaches like using multiple temperature detectors in various positions, combining detector and power switch in

one process, using new lead frame which is the metal body of IC package for quick temperature detection and so on.

This paper proposes a novel way to support normal TSD circuit by additional and simple circuit. With the proposed circuit, predict the rapid increase of heat and protect IC from breakdown more quickly than conventional TSD circuit.

We will begin with the conventional TSD circuit of power ICs and describe operation first and then show the validity of the novel TSD circuit by timing chart and simulation result.

#### 2. Novel TSD circuit

##### 2.1 Conventional TSD circuit

The most common way to check the internal temperature of IC for TSD circuit is using forward voltage drop between base-emitter junction. The base-emitter voltage to sustain a given collector current can be expressed as<sup>[2]</sup>

$$V_{BE} = V_T \times \ln\left(\frac{I_C}{I_{CO}}\right)$$

where,  $V_T = \frac{kT}{q} \approx 26mV @ 25^\circ C$ ,  $I_{CO} = \frac{qD_n n_i^2}{Q_B} A$

$k$  = Boltzmann's constant

$q$  = electronic charge

$T$  = temperature(in °K)

$D_n$  = diffusion constant of electrons in the base

$n_i$  = intrinsic carrier concentration in silicon

$Q_B$  = total number of dopant atoms in the base region per unit area of the emitter

$A$  = area of the base-emitter junction

$I_C$  = given a collector current

As can be seen in the equation, forward voltage of base-emitter junction is affected by temperature and physical characteristics of semiconductor material. Once a transistor made down by IC process and a collector current



combined together with comparator output of real drain current and the reference drain current. When the comparator output triggers within the maximum duty the gate signal is same to the comparator output, but when the comparator signal exceeds the maximum duty the gate signal is limited by the maximum duty.

If we check the maximum duty signal on every falling edge of gate signal we can acknowledge the current cycle is triggered by comparator or maximum duty ratio. The gate signal is triggered by the maximum duty ratio means that the temperature will increase very rapidly sooner or later. The time gap between the maximum duty warning signal and real action is programmable by additional low pass filter or counter. Fig. 5 shows the operational sequence and Fig. 6 shows SABER® simulation result. As stated above paragraph, the maximum duty warning signal doesn't affect the other circuit.




Fig. 5 Operation of novel TSD circuit




Fig. 6 Simulation waveform of novel TSD circuit

Once abstract well prepared warning signal from D-F/F and maximum duty ratio, we need to consider how to use warning signal. The main purpose of a TSD circuit is to protect IC or power component from breakdown, so it will not do much harm when a TSD circuit is enabled on lower temperature only in case of emergency not to affect transient or startup.

To change pre-determined temperature of TSD circuit it needs additional 1 transistor Q1 and 1 resistor R5 from the circuit of Fig. 1. Except the maximum duty warning signal the operation is same to previous one but the setting point. When the maximum duty warning signal is enabled, R5 is added to R1 and R2 results to lower pre-determined setting point of temperature like Fig. 7.





Fig. 7 Change of pre-determined temperature

### 3. Conclusion

The TSD circuit is the last protection function for power systems and ICs from breakdown. But when the system is made up by discrete power switches and controller or 2 chips in 1 packaged power ICs it is not easy to protect system absolutely because the temperature detection is delayed or inaccurate. The proposed novel TSD circuit support conventional TSD operation by monitoring key factor to raise temperature. The operation of proposed method was analyzed to the transistor level and checked by SABER® simulation.

### References

- [1] FPS™ application note, "Troubleshooting and Design Tips for Fairchild Power Switch(FPS™) Flyback Applications".
- [2] Alan B. Grebene, Bipolar and MOS Analog Integrated Circuit Design, John Wiley & Sons. 1984.