• Title/Summary/Keyword: Defect creation

Search Result 37, Processing Time 0.025 seconds

A study of electrical stress on short channel poly-Si thin film transistors (짧은 채널 길이의 다결정 실리콘 박막 트랜지스터의 전기적 스트레스에 대한 연구)

  • 최권영;김용상;한민구
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.32A no.8
    • /
    • pp.126-132
    • /
    • 1995
  • The electrical stress of short channel polycrystalline silicon (poly-Si) thin film transistor (TFT) has been investigated. The device characteristics of short channel poly-Si TFT with 5$\mu$m channel length has been observed to be significantly degraded such as a large shift in threshold voltage and asymmetric phenomena after the electrical stress. The dominant degradation mechanism in long channel poly-Si TFT's with 10$\mu$m and 20$\mu$m channel length respectively is charage trappling in gate oxide while that in short channel device with 5.mu.m channel length is defect creation in active poly-Si layer. We propose that the increased defect density within depletion region near drain junction due to high electric field which could be evidenced by kink effect, constitutes the important reason for this significant degradation in short channel poly-Si TFT. The proposed model is verified by comparing the amounts of the defect creation and the charge trapping from the strechout voltage.

  • PDF

A Study of the Acclerated Degradation Phenomena on th Amorphous Silicon Thin Film Transistors with Multiple Stress (복합 스트레스에 의한 비정질 실리콘 박막 트랜지스터에서의 가속열화 현상 연구)

  • 이성규;오창호;김용상;박진석;한민구
    • The Transactions of the Korean Institute of Electrical Engineers
    • /
    • v.43 no.7
    • /
    • pp.1121-1127
    • /
    • 1994
  • The accelerated degradation phenomena in amorphous silicon thin film transistors due to both electrical stress and visible light illumination under the elevated temperature have been investigated systematically as a function of gate bias, light intensity, and stress time. It has been found that, in case of electrical stress, the thrshold voltage shifts of a-Si:H TFT's may be attributed to the defect creation process at the early stage, while the charge trapping phenomena may be dominant when the stressing periods exceed about 2 hours. It has been also observed that the degradation in the device characteristics of a-Si:H TFT's is accelerated due to multiple stress effects, where the defect creation mechanism may be more responsible for the degradation rather than the charge trapping mechanism.

Analysis of Defect in CANDU Feeder Pipe using Phased Array Ultrasonic Inspection System (냉각재 공급자관 위상배열 검사 적용에 따른 결함 분석)

  • Lee, Sang-Hoon;Jin, Seuk-Hong;Kim, In-chul
    • Transactions of the Korean Society of Pressure Vessels and Piping
    • /
    • v.6 no.1
    • /
    • pp.78-82
    • /
    • 2010
  • The feeder pipe of Main Primary Heat Transfer System in Wolsong Nuclear Power Plant was inspected by the Ultrasonic Phase Array technique in 2010. It is the first time to apply this method to the construction at Nuclear Power Plant in Korea. The time required for UT technique is less than RT method. The UT method doesn't need to evacuate personnel who works nearby inspecting area and doesn't need to wait developing of film. For these reasons, the UT method is the fastest method among the volumetric inspections. As a result of the examination, it became clear that main defect of the feeder pipe is the Lack of fusion in the welded area. Moreover, the rate of defect was reduced gradually as improvement of welder's skill. If welding machine has problem, the defect has tended to same pattern(occurred same position in the welding area) but these defects were founded without specific rules. For these reasons, the creation of defect is dependent on the skill of worker not on the automatic welding machine. This evaluation of defect signal and collecting data would be useful to further examination in ISI.

  • PDF

Modeling of Reversible and Irreversible Threshold Voltage Shift in Thin-film Transistors (박막트랜지스터의 병렬형 가역과 비가역 문턱전압 이동에 대한 모델링)

  • Jung, Taeho
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.29 no.7
    • /
    • pp.387-393
    • /
    • 2016
  • Threshold voltage shift has been observed from many thin-film transistors (TFTs) and the time evolution of the shift can be modeled as the stretched-exponential and -hyperbola function. These analytic models are derived from the kinetic equation for defect-creation or charge-trapping and the equation consists of only reversible reactions. In reality TFT's a shift is permanent due to an irreversible reaction and, as a result, it is reasonable to consider that both reversible and irreversible reactions exist in a TFT. In this paper the case when both reactions exist in parallel and make a combined threshold voltage shift is modeled and simulated. The results show that a combined threshold voltage shift observed from a TFT may agrees with the analytic models and, thus, the analytic models don't guarantee whether the cause of the shift is defection-creation or charge-trapping.

Effects of Electrical Stress on Polysilicon TFTs with Hydrogen Passivation (다결정 실리콘 박막 트랜지스터의 수소화에 따른 전기적 스트레스의 영향)

  • Hwang, Seong-Su;Hwang, Han-Uk;Kim, Yong-Sang
    • The Transactions of the Korean Institute of Electrical Engineers C
    • /
    • v.48 no.5
    • /
    • pp.367-372
    • /
    • 1999
  • We have investigated the effects of electrical stress on poly-Si TFTs with different hydrogen passivation conditions. The amounts of threshod voltage shift of hydrogen passivated poly-Si TFTs are much larger than those of as-fabricated devices both under the gate only and the gate and drain bias stressing. Also, we have quantitatively analyzed the degradation phenomena by analytical method. We have suggested that the electron trapping in the gate dielectric is the dominant degradation mechanism in only gate bias stressed poly-Si TFT while the creation of defects in the channel region and $poly-Si/SiO_2$ interface is prevalent in gate and drain bias stressed device.

  • PDF

유한요소법을 이용한 전방압출공정의 내부결함에 관한 연구

  • 김태형;김병민;강범수;최재한
    • Proceedings of the Korean Society of Precision Engineering Conference
    • /
    • 1992.04a
    • /
    • pp.79-83
    • /
    • 1992
  • According to the variation of hydrostatic pressure on the central axis of deformable material, the V-shaped central bursting defect may be created on extrusion or drawing processes. The process factors whichaffect the generation of defects are die semi-angle, reduction ratio of cross-sectional area, friction factor, material properties and so on. The combination of these factors can determine the prossibility of defect creation and the shape of various round holes which have been created inside already. By the rigid plastic finite element method, this paper describes the observations of change in shape of a round hole with process conditions suchas die semi-angle, reduction ratio of cross-sectional area and friction factorat the unsteady state of axi-symmetrical extrusion process when the round hole is alreadyexisted inside the original billet, and also, the effects of process factors are investigated to prevent the possible defects.

Vision Based Tire Mold Defect Inspection and Printing System (비전기반 타이어 몰드 불량 검사 및 검사서 출력 시스템)

  • Lee, Si-Woong;Kang, Hyun-Soo
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.25 no.6
    • /
    • pp.849-852
    • /
    • 2021
  • This paper presents a vision based tire mold inspection system where mold defects are inspected and the sizes of specific parts of the mold are measured. There are a lot of challenging issues as letters and pictures of intaglio are engraved on a bright surface of the tire mold. To solve the issues, we carefully selected a line-scan camera and a line light. In addition, we used PLC to control the mechanical parts. The developed system provides inspection of misspelled and deformed letters as well as a variety of the functions such as size measurement of engraved regions and inspection report file creation.

A New Exploratory Testing Method for Improving the Effective IP Set-Top Box Test

  • Kim, Donghyun;Kim, Yoon
    • Journal of the Korea Society of Computer and Information
    • /
    • v.23 no.2
    • /
    • pp.9-16
    • /
    • 2018
  • Recently, as various IP set-top boxes based on Android OS have been widely used in general households and public facilities, complaints about services and set-top boxes have continued to increase as much as other smart devices. In order to reduce this problem, the manufacturer performs the testing work before the product is commercialized. However, the testing can reduce potential defects in the product, but it can not prove that the product is free of defects. Therefore, the quality of the product can vary depending on how effective testing techniques are introduced. In this paper, we propose a new exploratory testing method that minimizes test case creation time and makes it easier to plan and execute test while simultaneously learning how to run the product under test. Using the first proposed method, the test time is reduced by about 16.7 hours and the defect detection rate is 25.4% higher than the formal specification-based testing method. Informally, the test time was shortened by about 4.7 hours and the defect detection rate was 13% higher than the informal experience-based testing method.

Advanced Amorphous Silicon TFT Backplane for AMOLED Display

  • Han, Min-Koo;Shin, Hee-Sun
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2007.08b
    • /
    • pp.1673-1676
    • /
    • 2007
  • We have investigated the degradation mechanism of hydrogenated amorphous silicon (a- Si:H) thin film transistors (TFTs) The threshold voltage of driving a-Si:H TFT is shifted severely by electrical bias due to a charge trapping and defect state creation. And the short channel TFTs exhibit less threshold voltage degradation than long channel TFTs. We propose the pixel circuits employing negative bias annealing scheme in order to suppression of threshold voltage shift of a-Si:H TFT.

  • PDF

The ISO/TS16949 the research regarding the application instance of the development technique for a APQP zero defect attainment (ISO/TS16949 APQP Zero Defect 달성을 위한 개발기법의 적용사례에 관한 연구)

  • Moon, Chan-Oh
    • Management & Information Systems Review
    • /
    • v.22
    • /
    • pp.211-229
    • /
    • 2007
  • The ISO/TS16949 APQP goal of defect prevention and decrease of spread waste, is the customer satisfaction which leads a continuous improvement and profit creation. The quality expense where the most is caused by but with increase of production initial quality problem occurrence is increasing to is actuality. Like this confirmation amendment. with the problem which is forecast in the place development at the initial stage which it does completeness it does not confront not to be able, production phase to be imminent, the problem accumulates and it talks the development shedding of which occurs. In opposition, prediction confrontation. is forecast in development early stage to and it is a structure which does not occur a problem to production early stage. Like this development is a possibility of accomplishing competitive company from production phase. Which attains an goal of, chance cause it leads a APQP activity (common cause) with special cause prevention & detection the connection characteristic of the focus technique against a interaction is important. And the customer requirement satisfaction and must convert a APQP goal of attainment at the key characteristics action step. (1) The Prevention - with Design FMEA application prevention of the present design management/detection, (2) the Detection (prevention/detection) - with Process FMEA application prevention of the present process control/detection, (3) Special Cause - statistical process control (SPC) 4M cause spread removal, (4) Common Cause - statistical process control (SPC) the nothing zero defect which leads the continuous improvement back of spread with application it will be able to attain with application.

  • PDF