• Title/Summary/Keyword: Data converter

Search Result 623, Processing Time 0.029 seconds

DCM Analysis of Interleaved Boost Converter for Fuel Cell Applications (연료전지용 다상 부스트 컨버터 불연속 모드 특성 해석)

  • Kim, Dong-Hee;Choe, Gyu-Yeong;Kim, Jong-Soo;Lee, Byoung-Kuk
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.59 no.1
    • /
    • pp.88-95
    • /
    • 2010
  • In this paper, the variation of phase current and input current ripple of interleaved boost converter at DCM for fuel cell applications are theoretically analyzed. Also, based on the detailed analysis, numerical formula of input current ripple expressed in rising and falling slope magnitude, D, and $D_A$ is proposed. In order to verify proposed formulas, simulation and experimental results are compared with theoretical data and validity of proposed theory is established.

Isolated Feedback of Inverter DC-Link Voltage Using Flyback Converters (플라이백 컨버터를 이용한 인버터 직류링크 전압의 절연 궤환)

  • Kim, Kyung-Seo
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.23 no.4
    • /
    • pp.281-285
    • /
    • 2018
  • An isolated feedback method for measuring the inverter DC-link voltage is proposed. This method provides a simple and economical solution to inverter control systems that use a flyback converter as a controller power supply. In the proposed method, data on the DC-link voltage are acquired when the primary side voltage appears on the secondary side of the flyback transformer, thereby eliminating the need to adopt an extra signal isolation method. To solve the non-synchronization problem between the flyback converter switching and main controller sampling, the external interrupt function of the micro-controller is used as a trigger signal for the A/D conversion.

Thyristor Rectifier for DC Arc Furnace with Enhanced Arc Stability

  • Jung, Kyungsub;Suh, Yongsug;Kim, Taewon;Park, Taejun
    • Proceedings of the KIPE Conference
    • /
    • 2011.07a
    • /
    • pp.498-499
    • /
    • 2011
  • In this paper, the fundamental features of the arc stability DC arc furnace have been investigated, from the converter point of view. To compare of measurement arc data from DC arc furnace and the advanced arc simulations of magneto-hydrodynamics (MHD) and the well known Cassie-Mayr arc model have been extensively used. The MHD based arc simulation has been validated in the subcomponent level, for the free burning arc set up in the laboratory. The arc simulation predicted the arc voltage for different currents with the accuracy which satisfies engineering requirements. It has been shown that the arc current steepness at current zero determines the arc stability, and the associated peak arc resistance can be used as its quantitative measure. Based on the presented insight into the DC arc stability, a converter topology solution which realizes an optimal arc stability has been proposed. The main results presented in this paper provide a design guideline for the future DC arc furnace converter topology developments.

  • PDF

Implementation of Robust Prediction Observer Controller for DC-DC Converter

  • Shenbagalakshmi, R.;Raja, T. Sree Renga
    • Journal of Electrical Engineering and Technology
    • /
    • v.8 no.6
    • /
    • pp.1389-1399
    • /
    • 2013
  • A discrete controller is designed for low power dc-dc switched mode power supplies. The approach is based on time domain and the control loop continuously and concurrently tunes the compensator parameters to meet the converter specifications. A digital state feedback control combined with the load estimator provides a complete compensation, which further improves the dynamic performance of the closed loop system. Simulation of digitally controlled Buck converter is performed with MATLAB/Simulink. Experimental results are given to demonstrate the effectiveness of the controller using LabVIEW with a data acquisition card (model DAQ Pad - 6009).

Software Resolver-to-Digital Converter for Compensation of Amplitude Imbalances using D-Q Transformation

  • Kim, Youn-Hyun;Kim, Sol
    • Journal of Electrical Engineering and Technology
    • /
    • v.8 no.6
    • /
    • pp.1310-1319
    • /
    • 2013
  • Resolvers are transducers that are used to sense the angular position of rotational machines. The analog resolver is necessary to use resolver to digital converter. Among the RDC software method, angle tracking observer (ATO) is the most popular method. In an actual resolver-based position sensing system, amplitude imbalance dominantly distorts the estimate position information of ATO. Minority papers have reported position error compensation of resolver's output signal with amplitude imbalance. This paper proposes new ATO algorithm in order to compensate position errors caused by the amplitude imbalance. There is no need premeasured off line data. This is easy, simple, cost-effective, and able to work on line compensation. To verify feasibility of the proposed algorithm, simulation and experiments are carried out.

Parameter Study of Exhaust Pressure in Catalytic Converter (촉매를 고려한 배압 계산에서의 인자 결정 연구)

  • 이원근;임효재
    • Transactions of the Korean Society of Automotive Engineers
    • /
    • v.11 no.5
    • /
    • pp.77-82
    • /
    • 2003
  • A parametric study was conducted on pressure drop in a catalytic converter for automobile. In this work, we proposed a new pressure drop relation which contains the various parameters needed to calculate and got a few results. In a monolith of catalyst, the flow originally turbulent flow changes to laminar flow and thus the pressure drop through the monolith is linearly proportional to the velocity. The exhaust pressure is doubly affected by the increase of mean velocity and length when we decrease the diameter of monolith while the volume keeps constant. Theoretical parameters such as $\alpha$ and $\beta$ are suggested to use as a reference value when there is no a experimental data. Especially in the part load test, these values should be modified to consider the property change of exhaust gas.

A Design of Programmable Dual Slope A/D Converter by Single Chip Microprocessor (싱글칩 마이크로프로세서에 의한 프로그래머블 2중 적분형 A/D 변환기의 개발)

  • Choi, G.S.;Park, C.w.
    • Proceedings of the KIEE Conference
    • /
    • 1993.11a
    • /
    • pp.335-337
    • /
    • 1993
  • Offset voltage and drift characteristics of operational amplifier are critical factor to precision AID conversion System. In this study, a method is suggested to design the programmable A/D conversion system which has high resolution and low drift characteristics. First, hardware was designed to reduce the offset voltage of integrator and comparator, and analog switches are connected to reduce the drift characteristics of operational amplifier. And then, a calibration software technique was performed to obtain the stable data from A/D converter. The main advantage of our method is high precision A/D converter can be constructed with low cost and high confidence. Therefore proposed method is expected to be used in the industrial field where a high precision measurement is required.

  • PDF

A 4B 1.6GSample/s Flash A/D converter for high speed data transmission (고속 통신용 4B 1.6GSample/s 플래시 A/D 변환기)

  • Cho, Soon-Ik;Kim, Su-Ki
    • Proceedings of the IEEK Conference
    • /
    • 2008.06a
    • /
    • pp.571-572
    • /
    • 2008
  • We propose a 4-bit 1.6GSample/s flash-A/D converter realized in a digital 0.18um 1-poly 4-metal CMOS technology. To achieve low power with good performance, we employ immanent C2MOS comparator scheme. The kickback noise is one of the most important issue in A/D comparator performance. To decrease the effect of kickback noise, here we introduce kickback neutralization technique. The designed A/D converter has an effective number of bits(ENOBs) of 3.93 while using 32mW operating at 1.6GHz.

  • PDF

A Hardware Architecture for Retaining the Connectivity in Gray - Scale Image (그레이 레벨 연결성 복원 하드웨어 구조)

  • 김성훈;양영일
    • Proceedings of the IEEK Conference
    • /
    • 1999.06a
    • /
    • pp.974-977
    • /
    • 1999
  • In this paper, we have proposed the hardware architecture which implements the algorithm for retaining the connectivity which prevents disconnecting in the gray-scale image thinning To perform the image thinning in a real time which find a skeleton in image, it is necessary to examine the connectivity of the skeleton in a real time. The proposed architecture finds the connectivity number in the 4-clock period. The architecture is consists of three blocks, PS(Parallel to Serial) Converter and State Generator and Ridge Checker. The PS Converter changes the 3$\times$3 gray level image to four sets of image pixels. The State Generator examine the connectivity of the central pixel by searching the data from the PS Converter. the 3$\times$3 gray level image determines. The Ridge Checker determines whether the central pixel is on the skeleton or not The proposed architecture finds the connectivity of the central pixel in a 3$\times$3 gray level image in the 4-clocks. The total circuits are verified by the design tools and operate correctly.

  • PDF

A Novel High-Frequency Resonant Type PWM DC/DC Converter (고주파 공진형 PWM 인버어터 제어 DC/DC 콘버어터)

  • Lee, Jong-Moo;Wee, Sang-Bong;Koo, Heun-Hoi;Kim, Yo-Hee
    • Proceedings of the KIEE Conference
    • /
    • 1987.11a
    • /
    • pp.343-346
    • /
    • 1987
  • This paper proposes a novel high-frequency resonant DC/DC converter having PWM(Pulse Width Modulation) inverter control function. The operating characteristics of this converter circuit are discussed from a thereotical point of view and compared with experimental results. The results of operating characteristic analysis are given leading to complete designing data.

  • PDF