• Title/Summary/Keyword: DSP-based processor

Search Result 262, Processing Time 0.026 seconds

Implementation of a Flexible Intelligent Electronic Device(IED) platform based on The Network processor (Network processor 기반 유연 Intelligent Electronic Device(IED) 플랫폼 구현)

  • Jeon, Hyeon-Jin;Lee, Wan-Gyu;Chang, Tae-Gyu
    • Proceedings of the KIEE Conference
    • /
    • 2006.04a
    • /
    • pp.255-257
    • /
    • 2006
  • This paper proposed a platform which includes both Network processor and DSP for flexible IED. The Network processor is one of the Intel's IXP4XX Product Line family and the DSP is one of the TI's C6000 family. An embedded Linux is ported in Network processor so that a DSP program can be downloaded to Network processor through ethernet and then downloaded to DSP. Using this method, various algorithms according to IED can be applied to the Network processor board. Maximum ten ADCs can be connected because there is a CPLD between DSP and ADC. That is, the network processor board which can measure maximum 40 channels is implemented. In DSP program, thread and double buffering methods are used not to miss voltage samples. The Network processor board is verified using a method that eight channel voltage signals converted to digital are transmitted to server through both DSP and IXP425.

  • PDF

A Performance Enhancement of a Naval Multi-Function Radar Signal Processor (GPU를 이용한 함정용 다기능레이다 신호처리기 성능 개선 연구)

  • Kwon, Se-Woong;Hong, Sung-Min;Ryu, Seong-Hyun;Jung, Chae-Hyun;Sohn, Sung-Hwan;Lee, Ki-Won;Kang, Yeon-Duk
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.20 no.2
    • /
    • pp.141-147
    • /
    • 2020
  • We studied for GPU based signal processor for naval multi-function radar. We implemented processing software both DSP and GPU, and compared computation performances and power consumption. As a result, computation performance was enhanced from 1.2 to 4.1 times compared with a DSP result. From the results, GPU can alternating DSP based signal processor for common radar processor even though Naval Multi Function Radar.

Development of rapid control prototyping for a PMSM drive system using DSPs and PLECS (DSP 및 PLECS를 활용한 PMSM 구동시스템용 고속 제어 시제품개발 기법 개발)

  • Lee, Jooyoung;Choi, Sung-Min;Kim, Sehwan;Lee, Jae Suk
    • Journal of IKEEE
    • /
    • v.26 no.2
    • /
    • pp.280-286
    • /
    • 2022
  • This paper presents implementation of rapid control prototype (RCP) for permanent magnet synchronous machines (PMSMs) using a digital signal processor (DSP) and the PLECS software. By utilization of auto code generation function in the PLECS, a current vector control algorithm for a PMSM drive system using a DSP as a control processor can be developed more efficiently. In this paper, a background of a model based design (MBD) and real time control are reviewed. Also, commercial RCP products compatible with DSP boards are introduced. At the end of the paper, experimental implementation of RCP for a PMSM drive is presented.

A Realization for the Iris Image Recognition System Using the DSP Processor (DSP프로세서를 이용한 홍채영상인식 시스템구현에 관한 연구)

  • Kim, Ja-Hwan;Jung, Eun-Suk;Sung, Kyeong;Ryu, Kwang-Ryol
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.8 no.4
    • /
    • pp.833-837
    • /
    • 2004
  • The iris image recognition system realization using DSP processor for the faster real-time processing is presented in this paper. The system is composed of CCD camera, DSP processing and network part to link the communication. The system based on high speed DSP processor leads the iris recognition processing time to be faster. The simulation results in 0.9sec below approximately.

The Stereoscopic Vision Robot System Design with DSP Processor (DSP를 이용한 스테레오 비젼 로봇의 설계에 관한 연구)

  • 노석환;강희조;류광렬
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2003.10a
    • /
    • pp.264-267
    • /
    • 2003
  • The stereoscopic vision robot system design with DSP processor is presented. The vision system is consists of control system, vision system and host computer. The vision system is based on 32bits DSP processor. The stereoscopic image processing applies the correlation coefficient method to execute the software. The result of experiment, image recognition rate is 95% on the stereoscopic vision robot system.

  • PDF

A real-time vision system for SMT automation

  • Hwang, Shin-Hwan;Kim, Dong-Sik;Yun, Il-Dong;Choi, Jin-Woo;Lee, Sang-Uk;Choi, Jong-Soo
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 1990.10b
    • /
    • pp.923-928
    • /
    • 1990
  • This paper describes the design and implementation of a real-time, high-precision vision system and its application to SMT(surface mounting technology) automation. The vision system employs a 32 bit MC68030 as a main processor, and consists of image acquisition unit. DSP56001 DSP based vision processor, and several algorithmically dedicated hardware modules. The image acquisition unit provides 512*480*8 bit image for high-precision vision tasks. The DSP vision processor and hardware modules, such as histogram extractor and feature extractor, are designed for a real-time excution of vision algorithms. Especially, the implementation of multi-processing architecture based on DSP vision processors allows us to employ more sophisticated and flexible vision algorithms for real-time operation. The developed vision system is combined with an Adept Robot system to form a complete SMD system. It has been found that the vision guided SMD assembly system is able to provide a satisfactory performance for SND automation.

  • PDF

Design and Implementation of Software Defined Radio Based IEEE 802.11ac Encoder Using Multicore DSP (멀티코어 DSP를 사용한 SDR 기반 IEEE 802.11ac 인코더의 설계 및 구현)

  • Zhang, Zhongfeng;Ahn, Heungseop;Choi, Seungwon
    • Journal of Korea Society of Digital Industry and Information Management
    • /
    • v.15 no.4
    • /
    • pp.93-101
    • /
    • 2019
  • This paper presents a software design and implementation of software-defined radio based IEEE 802.11ac encoder using Texas Instruments TMS320C6670 digital signal processor (DSP) platform. In this paper, the implemented encoder has the capability of generating all the signals consisting of preamble field and data field under different modulation & coding scheme in the IEEE 802.11ac standard. Moreover, the flexibility in choosing different rate, bandwidth, or mode can also be achieved by software reconfiguration using the DSP. As a result, by utilizing the computing power provided by multi-cores as well as the FFT coprocessors in the DSP, the required maximum throughput 78Mbps can be fully reached within 4 ㎲ for each OFDM symbol in the case of 20MHz bandwidth of IEEE 802.11ac.

Implementation of MPEG/Audio Decoder based on RISC Processor With Minimized DSP Accelerator (DSP 가속기가 내장된 RISC 프로세서 기반 MPEG/Audio 복호화기의 구현)

  • Bang Kyoung Ho;Lee Ken Sup;Park Young Cheol;Youn Dae Hee
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.29 no.12C
    • /
    • pp.1617-1622
    • /
    • 2004
  • MPEG/Audio decoder for mobile multimedia systems requires low power consumption. Implementations of AV decoder using a single RISC processor often need high power consumption owing to cash-miss in case of insufficient cash memory. In this paper, we present a MPEG/Audio decoder for mobile handset applications and implement it on a RISC processor embedding a minimized DSP accelerator. Audio decoding algorithm is splined into two parts; computation intensive and control intensive parts. Those parts we, respectively, allocated to DSP and RISC core, which are designed to run in parallel to increase the processing efficiency. The proposed system implements MP3 and AAC decoders at l7MHz and 24MHz clocks, which are reductions of 48% and 40% of complexities in comparison with implementations on a single RISC processor. The proposed method is adequate for mobile multimedia applications with insufficient cash memory.

An image data processing unit of efficient H/W structure for mask/logic operations (마스크/논리 연산에 효율적인 H/W 구조를 갖는 영상 데이터 처리장치)

  • 이상현;김진헌;박귀태
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 1993.10a
    • /
    • pp.685-691
    • /
    • 1993
  • This paper introduces a PC-based image data processing unit that is composed of preprocessor board and main processor board; The preprocessor contains Inmos A110 processor and efficient H/W architecture for fast mask/logic operations at the speed of video signal rate. It is controlled by the main processor which communicates with the host PC. The main processor board contains TI TMS320C31 digital signal processor, and can access the frame memory of the processor for extra S/W tasks. We test 3*3, 5*5 masks and logic operations on 386/486/DSP and compare the result with that of the proposed unit. The result shows ours are extremely faster than conventional CPU based approach, that is, over several hundred times faster than even DSP.

  • PDF

A Helicopter-borne Pulse Doppler Radar Signal Processor Development using High Speed Multi-DSP (고속 Multi-DSP를 이용한 헬기탑재 펄스 도플러 레이다 신호처리기 개발)

  • Kwag, Young-Kil;Choi, Min-Su;Jeun, In-Pyung;Hwang, Gwang-Yeon;Lee, Kang-Hoon;Lee, Jae-Ho
    • Proceedings of the Korea Electromagnetic Engineering Society Conference
    • /
    • 2005.11a
    • /
    • pp.23-28
    • /
    • 2005
  • An airborne radar is an essential aviation electronic system of the helicopter to perform various missions in all-weather environments. This paper presents the results of the design and implementation of the airborne pulse doppler radar signal processor using high multi-DSP for the multi-function radar capability such as short-range, midium-range, and long-range depending on the mission of the vehicle. Particularly, the radar signal processor is developed using two DSP boards in parallel for the various radar signal processing algorithm. The key algorithms include LFM chirp waveform-based pulse compression, MTI clutter filter, MTD processor, adaptive CFAR, and clutter map. Especially airborne moving clutter Doppler spectrum compensation algorithm such as TACCAR is implemented for the multi-mode airborne radar system. The test results shows the good Doppler spectral separation for the clutter and the moving target in the flight test environment using helicopter.

  • PDF