• Title/Summary/Keyword: Current gain

Search Result 1,374, Processing Time 0.025 seconds

Analysis of characteristics of PHEMT's with gate recess etching method (게이트 리세스 식각 방법에 따른 PHEMT 특성 변화)

  • 이한신;임병옥;김성찬;신동훈;전영훈;이진구
    • Proceedings of the IEEK Conference
    • /
    • 2002.06b
    • /
    • pp.249-252
    • /
    • 2002
  • we have studied the characteristics of PHEMT's with gate recess etching method. The DC characterization of PHTMT fabricated with the wide single recess methods is a maximum drain current density of 319.4 ㎃/mm and a peak transconductance of 336.7 ㎳/mm. The RF measurements were obtained in the frequency range of 1~50GHz. At 50GHz, 3.69dB of 521 gain were obtained and a current gain cut-off frequency(f$_{T}$) of 113 CH and a maximum frequency of oscillation(f$_{max}$) of 172 Ghz were achieved from this device. On the other hand, a maximum drain current of 367 mA/mm, a peak transconduclancc of 504.6 mS/mm, S$_{21}$ gain of 2.94 dB, a current gain cut-off frequency(f$_{T}$) of 101 CH and a maximum frequency of oscillation(f$_{max}$) of 113 fa were achieved from the PHEMT's fabricated by the .narrow single recess methods.methods.

  • PDF

Design of High Gain Differential Amplifier Using GaAs MESFET's (갈륨비소 MESFET를 이용한 고이득 차동 증폭기 설계)

  • 최병하;김학선;김은로;이형재
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.17 no.8
    • /
    • pp.867-880
    • /
    • 1992
  • In this paper, a circuit design techniques for Improving the voltage gain of the GaAs MESFET single amplifier is presented. Also, various types of existing current mirror and proposed current mirror of new configuration are compared. To obtain the high differential mode gain and low common mode gain, bootstrap gain enhancement technique Is used and common mode feedback Is employed In the design of differential amplifier. The simulation results show that designed differential amplifier has differential gain of 57.66dB, unity gain frequency of 23.25GHz. Also, differential amplifier using common mode feedback with alternative negative current mirror has CMRR of 83.S8dB, stew rate of 3500 V /\ulcorners.

  • PDF

A Study on the Current Gain Variation with the Emitter Size in AlGaAs/GaAs HBTs (AlGaAs/GaAs HBTs의 에미터 크기에 따른 전류 이득 변화에 관한 연구)

  • 정준오;이헌용;이태우;김일호;박문평;박성호;편광의
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 1996.11a
    • /
    • pp.10-12
    • /
    • 1996
  • AlGaAs/GaAs Heterojunotion Bipolar Transistors (HBTs) with various emitter areas were fabricated and the device size dependence on the current gain was examined. With the different emitter areas, the passivated devices having the same peripheral length were fabricated and measured. The measured base current density in the Gummel plots shows an ideality factor of nearly 2. It is found that as the emitter area becomes small, the base current density with the ideality factor of 2 increases linearly, and as the emitter perimeter/area ratio becomes large, the surface recombination current density component increases. The current gain performance in AlGaAs/GaAs HBTs is mainly determined by either the larger emitter area or the smaller ratio of the emitter perimeter to the emitter area. These results will be compared with experimental works for GaInP/GaAs HBTs

  • PDF

Analysis and Design of the State Feedback Current Controller's Gain (상태 궤환 전류 제어기의 이득 분석 및 설계)

  • Lee, Jin-Woo
    • Proceedings of the KIEE Conference
    • /
    • 2006.07b
    • /
    • pp.982-983
    • /
    • 2006
  • This paper deals with an analysis and design of the state feedback current controller's gain in the three-phase current control systems. First, this paper derives the transfer function of the closed loop current control system and also compares the state feedback current controller with the conventional proportional integral controller. A new pole placement method by using the pole/zero cancellation method is proposed to give a simple and concrete concept with respect to the pole selection. Experimental results on the permanent magnet synchronous motor show that the proposed method is very useful to design the gain of the state feedback current controller.

  • PDF

Analysis of parametric amplification in a semiconductor laser using perturbation theory (섭동이론을 이용한 반도체 레이저에서의 매개증폭 해석)

  • 조성대;이창희;신상영
    • Korean Journal of Optics and Photonics
    • /
    • v.11 no.3
    • /
    • pp.187-192
    • /
    • 2000
  • We analyze the parametric amplification by the nonlinear characteristics in a semiconductor laser using a perturbation theory and discuss its result. The parametric gain increases with increase of the pump modulation current. It is due to shift of the resonance frequency as the pump modulation current increases. However, it decreases with increase of the bias current and damping constant. Also, it needs phase matching between the pump modulation current and signal modulation current to maximize the parametric gain. The gain decreases for a large signal modulation current due to the saturation of the amplified power. power.

  • PDF

Current Gain Enhancement in SiGe HBTs (SiGe HBT의 Current Gain특성 향상)

  • 송오성;이상돈;김득중
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.5 no.4
    • /
    • pp.367-370
    • /
    • 2004
  • We fabricated SiGe BiCMOS devices, which are important for ultra high speed RF IC chips, by employing $0.35\mu{m}$ CMOS process. To meet with the requirement of low noise level with linear base leakage current at low VBE region, we try to minimize polysilicon/ silicon interface traps by optimizing capping silicon thickness and EDR(emitter drive-in RTA) temperature. We employed $200\AA$and $300\AA$-thick capping silicon, and varied the EDR process condition at temperature of $900-1000^\circ{C}$, and time of 0-30 sec at a given capping silicon thickness. We investigated current gain behavior at each process condition. We suggest that optimum EDR process condition would be $975^\circ{C}$-30 sec with $300\AA$-thick capping silicon for proposed $0.35\mu{m}$-SiGe HBT devices.

  • PDF

Design of Variable Gain Amplifier without Passive Devices (수동 소자를 사용하지 않는 가변 이득 증폭기 설계)

  • Cho, Jong Min;Lim, Shin Il
    • Journal of Korea Society of Industrial Information Systems
    • /
    • v.18 no.5
    • /
    • pp.1-8
    • /
    • 2013
  • This paper presents a variable gain amplifier(VGA) without passive devices. This VGA employes the architecture of current feedback amplifier and variable gain can be achieved by using the GM ratios of two trans-conductance(gm) circuits. To obtain linearity and high gain, it uses current division technique and source degeneration in feedback GM circuits. Input trans-conductance(GM) circuit was biased by using a tunable voltage controller to obtain variable gain. The prototype of the VGA is designed in $0.35{\mu}m$ CMOS technology and it is operating in sub-threshold region for low power consumption. The the gain of proposed VGA is varied from 23dB to 43dB, and current consumption is $2.82{\mu}A{\sim}3{\mu}A$ at 3.3V. The area of VGA is 1$120{\mu}m{\times}100{\mu}m$.

Design of a 1~10 GHz High Gain Current Reused Low Noise Amplifier in 0.18 ㎛ CMOS Technology

  • Seong, Nack-Gyun;Jang, Yo-Han;Choi, Jae-Hoon
    • Journal of electromagnetic engineering and science
    • /
    • v.11 no.1
    • /
    • pp.27-33
    • /
    • 2011
  • In this paper, we propose a high gain, current reused ultra wideband (UWB) low noise amplifier (LNA) that uses TSMC 0.18 ${\mu}m$ CMOS technology. To satisfy the wide input matching and high voltage gain requirements with low power consumption, a resistive current reused technique is utilized in the first stage. A ${\pi}$-type LC network is adopted in the second stage to achieve sufficient gain over the entire frequency band. The proposed UWB LNA has a voltage gain of 12.9~18.1 dB and a noise figure (NF) of 4.05~6.21 dB over the frequency band of interest (1~10 GHz). The total power consumption of the proposed UWB LNA is 10.1 mW from a 1.4 V supply voltage, and the chip area is $0.95{\times}0.9$ mm.

New Fully-Differential CMOS Second-Generation Current Conveyer

  • Mahmoud, Soliman A.
    • ETRI Journal
    • /
    • v.28 no.4
    • /
    • pp.495-501
    • /
    • 2006
  • This paper presents a new CMOS fully-differential second-generation current conveyor (FDCCII). The proposed FDCCII is based on a fully-differential difference transconductor as an input stage and two class AB output stages. Besides the proposed FDCCII circuit operating at a supply voltage of ${\pm}1.5\;V$, it has a total standby current of $380\;{\mu}A$. The applications of the FDCCII to realize a variable gain amplifier, fully-differential integrator, and fully-differential second-order bandpass filter are given. The proposed FDCII and its applications are simulated using CMOS $0.35\;{\mu}m$ technology.

  • PDF

Anti-windup for Complex Vector Synchronous Frame PI Current Controller (복소 벡터 동기좌표계 비례 적분 전류 제어기의 안티와인드업 이득 설정)

  • Yoo, Hyun-Jae;Jeong, Yu-Seok;Sul, Seung-Ki
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.11 no.5
    • /
    • pp.404-408
    • /
    • 2006
  • This paper presents an anti-windup gain selection method for a complex vector synchronous frame PI current controller. The complex vector PI current controller is more robust to the parameter variation than the state feedback decoupling PI current controller. The complex vector PI current controller also includes an integral term, which can results in windup problem when the controller is saturated due to physical limitation of the system. Furthermore, even an anti-windup is utilized, inappropriate gain can deteriorate the performance of the current controller. Therefore, appropriate anti-windup gain selection method for a complex vector current controller has been proposed based on the mathematical description of the current control system. The superior performance of the current control system with the proposed anti-windup gain has been verified by the experimental results.