• 제목/요약/키워드: C-V characteristic curve

검색결과 40건 처리시간 0.021초

SiGe p-FinFET의 C-V 특성을 이용한 평균 계면 결함 밀도 추출과 Terman의 방법을 이용한 검증 (Extraction of Average Interface Trap Density using Capacitance-Voltage Characteristic at SiGe p-FinFET and Verification using Terman's Method)

  • 김현수;서영수;신형철
    • 전자공학회논문지
    • /
    • 제52권4호
    • /
    • pp.56-61
    • /
    • 2015
  • 고주파에서 이상적인 커패시턴스-전압 곡선과 결함이 존재하여 늘어진 커패시턴스-전압 곡선을 SiGe p-FinFET 시뮬레이션을 이용하여 보였다. 두 곡선이 게이트 전압 축으로 늘어진 전압 차이를 이용하여 평균적인 계면 결함 밀도를 구할 수 있었다. 또한 같은 특성을 이용하는 Terman의 방법으로 에너지에 따른 계면 결함 밀도를 추출하고, 동일한 에너지 구간에서 평균값을 구하였다. 전압 차이로 구한 평균 계면 결함 밀도를 Terman의 방법으로 구한 평균값과 비교하여, 두 방법의 결과가 거의 비슷한 평균 계면 결함 밀도를 나타낸다는 것을 검증하였다.

ACCURACY CURVES: AN ALTERNATIVE GRAPHICAL REPRESENTATION OF PROBABILITY DATA

  • Detrano Robert
    • 대한예방의학회:학술대회논문집
    • /
    • 대한예방의학회 1994년도 교수 연수회(역학)
    • /
    • pp.150-153
    • /
    • 1994
  • Receiver operating characteristic (ROC) curves have been frequently used to compare probability models applied to medical problems. Though the curves are a measure of the discriminatory power of a model. they do not reflect the model's accuracy. A supplementary accuracy curve is derived which will be coincident with the ROC curve if the model is reliable. will be above the ROC curve if the model's probabilities are too high or below if they are too low. A clinical example of this new graphical presentation is given.

  • PDF

ZrO2 MIM 캐패시터의 구조, 표면 형상 및 전기적 특성 (The Structure, Surface Morphology and Electrical Properties of ZrO2 Metal-insulator-metal Capacitors)

  • 김대규;이종무
    • 한국재료학회지
    • /
    • 제15권2호
    • /
    • pp.139-142
    • /
    • 2005
  • [ $ZrO_2$ ] gate dielectric thin films were deposited by radio frequency (rf)-magnetron sputtering and its structure, surface morphology and electrical peoperties were studied. As the oxygen flow rate increases, the surface becomes smoother. The experimental results indicate that a high temperature annealing is desirable since it improves the electrical properties of the $ZrO_2$ gate dielectric thin films by decreasing the number of interfacial traps at the $ZrO_2/Si$ interface. The carrier transport mechanism is dominated by the thermionic emission.

Comparison of Tunneling Characteristics in the MTJs of CoFeB/MgO/CoFeB with Lower and Higher Tunneling Magnetoresistance

  • Choi, G.M.;Shin, K.H.;Seo, S.A.;Lim, W.C.;Lee, T.D.
    • Journal of Magnetics
    • /
    • 제14권1호
    • /
    • pp.11-14
    • /
    • 2009
  • We investigated the I-V curves and differential tunneling conductance of two, CoFeB/MgO/CoFeB-based, magnetic tunnel junctions (MTJs): one with a low tunneling magnetoresistance (TMR; 22%) and the other with a high TMR (352%). This huge TMR difference was achieved by different MgO sputter conditions rather than by different annealing or deposition temperature. In addition to the TMR difference, the junction resistances were much higher in the low-TMR MTJ than in the high-TMR MTJ. The low-TMR MTJ showed a clear parabolic behavior in the dI/dV-V curve. This high resistance and parabolic behavior were well explained by the Simmons' simple barrier model. However, the tunneling properties of the high-TMR MTJ could not be explained by this model. The characteristic tunneling properties of the high-TMR MTJ were a relatively low junction resistance, a linear relation in the I-V curve, and conduction dips in the differential tunneling conductance. We explained these features by applying the coherent tunneling model.

곡률보상 기능을 갖는 0.35㎛ CMOS 저전압 기준전류/전압 발생회로 (0.35㎛ CMOS Low-Voltage Current/Voltage Reference Circuits with Curvature Compensation)

  • 박은영;최범관;양희준;윤은정;유종근
    • 한국정보통신학회:학술대회논문집
    • /
    • 한국정보통신학회 2016년도 추계학술대회
    • /
    • pp.527-530
    • /
    • 2016
  • 본 논문에서는 $0.35-{\mu}m$ standard CMOS 공정에서 낮은 전력을 소모하면서 낮은 전원전압에서 동작하는 곡률보상 기능을 갖는 기준전류/전압 발생 회로를 제안한다. 제안된 회로는 weak-inversion 영역에서 동작하는 MOS 트랜지스터들을 사용함으로써 1V 이하 전원전압에서 동작할 수 있다. 시뮬레이션 결과는 제안되는 곡률보상 기술을 사용하여 기존의 곡률보상 기능이 없는 BGR 회로들처럼 종 모양이 아닌 사인 곡선과 같은 모양을 나타내 작은 TC 값을 보여준다. 제안된 회로들은 모두 0.9V의 전원전압에서 동작한다. 먼저, 기준전압 발생 회로는 176nW 전력을 소모하며, 온도 계수는 $26.4ppm/^{\circ}C$이다. 기준전류 발생 회로는 194.3nW 전력을 소모하며, 온도 계수는 $13.3ppm/^{\circ}C$이다.

  • PDF

Sol-Gel 법으로 제작한 $PbTiO_{3}-PbZrO_{3}-Pb(Ni_{1/3}Nb_{2/3})O_{3}$ 압전박막의 특성 (The Characteristics of $PbTiO_{3}-PbZrO_{3}-Pb(Ni_{1/3}Nb_{2/3})O_{3}$ Piezoelectric Thin Film Made by Sol-Gel Method)

  • 윤화중;임무열;구경완
    • 센서학회지
    • /
    • 제4권4호
    • /
    • pp.75-80
    • /
    • 1995
  • 금속 alkoxide를 출발물질로 PZT-PNN 3성분계 압전박막을 제작하여, 박막의 결정성과 전기적 특성을 평가하였다. 박막의 X-RD 분석결과 $550^{\circ}C$ 소결온도에서 결정성이 가장 양호하였다. D-E 이력곡선의 관측 결과 항전계는 28.8 kV/cm, 잔유분극은 $18.3\;{\mu}C/cm^{2}$ 이었다. 박막의 진성파괴전압은 $76.0\;{\sim}\;27.0\;MV/m$이었고, 소결온도가 상승함에 따라 특성이 저하되었다. 박막의 비유전율은 조성비에 따라 (50:40:10)은 406, (50:30:20)은 1084, (45:35:20)은 723, (40:40:20)은 316이었다.

  • PDF

측면 기판 단자를 갖는 다결정 실리콘 박막 트랜지스터의 제작과 전기적 특성 분석 (Fabrication and electrical characteristic analysis of poly-Si TFT with lateral body)

  • 최형배;유준석;김천홍;한민구
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 1998년도 하계학술대회 논문집 D
    • /
    • pp.1462-1464
    • /
    • 1998
  • Poly-Si TFT(Thin Film Transistor) is a electronic device that can be applied to the field of large area electronics such as AMLCD. We have fabricated the poly-Si TFT with lateral body terminal that is counter-doped body electrode and investigated the electrical characteristics of it. The lateral body terminal being short with s terminal, we have measured the transfer charac (Vg-ld) and the output characteristic (Vd-ld) fabricated devices. The measured result showe only that leakage current in OFF-state was re and Kink effect in ON-state was suppressed bu that in output characteristic curve the output Id was sustained constantly with the output v Vd in the saturation region.

  • PDF

Analysis of the Current-voltage Curves of a Cu(In,Ga)Se2 Thin-film Solar Cell Measured at Different Irradiation Conditions

  • Lee, Kyu-Seok;Chung, Yong-Duck;Park, Nae-Man;Cho, Dae-Hyung;Kim, Kyung-Hyun;Kim, Je-Ha;Kim, Seong-Jun;Kim, Yeong-Ho;Noh, Sam-Kyu
    • Journal of the Optical Society of Korea
    • /
    • 제14권4호
    • /
    • pp.321-325
    • /
    • 2010
  • We analyze the current density - voltage (J - V) curve of a Cu(In,Ga)$Se_2$ (CIGS) thin-film solar cell measured at different irradiation power densities. For the solar-cell sample investigated in this study, the fill factor and power conversion efficiency decreased as the irradiation power density (IPD) increased in the range of 2 to 5 sun. Characteristic parameters of solar cell including the series resistance ($r_s$), the shunt resistance ($r_{sh}$), the photocurrent density ($J_L$), the saturation current density ($J_s$) of an ideal diode, and the coefficient ($C_s$) of the diode current due to electron-hole recombination via ionized traps at the p-n interface are determined from a theoretical fit to the experimental data of the J - V curve using a two-diode model. As IPD increased, both $r_s$ and $r_{sh}$ decreased, but $C_s$ increased.

반도체 소자용 SBT 박막의 전기적특성 (The Electrical Properties of SBT Thin Film for Semiconductor Device)

  • 오용철;조춘남;김진사;신철기;홍진웅
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 2003년도 제5회 학술대회 논문집 일렉트렛트 및 응용기술연구회
    • /
    • pp.86-89
    • /
    • 2003
  • SBT thin film for semiconductor device that is made by RF magnetron sputtering method studied electrical properties under various temperature condition. Dielectric constant who differ annealing condition appears highest in $750[^{\circ}C]$ and it is 213. Also, C-V properties by annealing temperature of SBT thin film for semiconductor device is no change almost to $600[^{\circ}C]$ and shows non-linear butterfly shape more than $650[^{\circ}C]$ Maximum capacitance and difference of smallest capacitance show the biggest difference in $750[^{\circ}C]$ as degree that domain wall motion contributes in ferrelectric polarization value in C-V characteristic curve of ferroelectric that this shows typical ferroelectric properties. Therefore, SBT thin film for semiconductor device that is annealing in $750[^{\circ}C]$ expressed the most superior electrical and ferroelectric properties.

  • PDF

적외선 CVD 방법을 이용한 산화막 성장에 $NH_3$가 미치는 영향 (Effects of NH3 on the Growth of Oxide Film by Infrared-CVD Method)

  • 이철승;정관수;김철주
    • 대한전자공학회논문지
    • /
    • 제25권11호
    • /
    • pp.1329-1334
    • /
    • 1988
  • $NH_3-O_2$의 열반응에 의해 산화막을 성장시키는 새로운 방법을 소개하고, 기존의 건식산화방법을 이용한 $SiO_2$박막의 특성을 비교 설명하였다. $NH_3$의 유량에 따라서 박막의 성장비가 증가하고, 성장된 막의 구성성분이 건식산화때와 같음을 확인하였다. C-V특성곡선에서도 $Q_{OX}$$Q_{SS}$가 거의같았고 히스테리시스현상도 없었다. 또한 n-MOS트랜지스터를 제작하고 측정한 결과 $I_D$-$V_{DS}$특성곡선이 건식산화와 비교하여 우수함을 확인했다.

  • PDF