• Molecules and Cells
• /
• v.27 no.3
• /
• pp.307-312
• /
• 2009

The interstitial cells of Cajal (ICC) are pacemaking cells required for gastrointestinal motility. The possibility of whether DA-9701, a novel prokinetic agent formulated with Pharbitis Semen and Corydalis Tuber, modulates pacemaker activities in the ICC was tested using the whole cell patch clamp technique. DA-9701 produced membrane depolarization and increased tonic inward pacemaker currents in the voltage-clamp mode. The application of flufenamic acid, a non-selective cation channel blocker, but not niflumic acid, abolished the generation of pacemaker currents induced by DA-9701. Pretreatment with a $Ca^{2+}$-free solution and thapsigargin, a $Ca^{2+}$-ATPase inhibitor in the endoplasmic reticulum, abolished the generation of pacemaker currents. In addition, the tonic inward currents were inhibited by U-73122, an active phospholipase C inhibitor, but not by $GDP-{\beta}-S$, which permanently binds G-binding proteins. Furthermore, the protein kinase C inhibitors, chelerythrine and calphostin C, did not block the DA-9701-induced pacemaker currents. These results suggest that DA-9701 might affect gastrointestinal motility by the modulation of pacemaker activity in the ICC, and the activation is associated with the non-selective cationic channels via external $Ca^{2+}$ influx, phospholipase C activation, and $Ca^{2+}$ release from internal storage in a G protein-independent and protein kinase C-independent manner.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.36 no.4A
• /
• pp.414-422
• /
• 2011

This paper describes a design of low-density parity-check(LDPC) decoder supporting block length 2,304-bit and code rate 1/2 of IEEE 802.16e mobile WiMAX standard. The designed LDPC decoder employs the min-sum algorithm and partially parallel layered-decoding architecture which processes a sub-matrix of $96{\times}96$ in parallel. By exploiting the properties of the min-sum algorithm, a new memory reduction technique is proposed, which reduces check node memory by 46% compared to conventional method. Functional verification results show that it has average bit-error-rate(BER) of $4.34{\times}10^{-5}$ for AWGN channel with Fb/No=2.1dB. Our LDPC decoder synthesized with a $0.18{\mu}m$ CMOS cell library has 174,181 gates and 52,992 bits memory, and the estimated throughput is about 417 Mbps at 100-MHz@l.8-V.

• Animal cells and systems
• /
• v.1 no.1
• /
• pp.81-86
• /
• 1997

We studied the mechanism of arachidonic acid on the secretion of a neurotransmitter in rat pheochromocytoma PC12 cells. Arachidonic acid inhibited the 70 mM $K^+$-induced secretion of norepinephrine. Arachidonic acid also inhibited the 70 mM $K^+$-induced $Ca^{2+}$ mobilization which is due to the opening of the voltage-sensitive $Ca^{2+}$ channels (VSCC). Both the half maximal inhibitory concentration ($IC_{50}$) of the norepinephrine secretion and VSCC coincided at 30 uM. The major oxidized metabolites of arachidonic acid, prostaglandins did not mimic the inhibitory effect of arachidonic acid. Nordihydroguaiaretic acid (NDGA) and indomethacin which are inhibitors of lipoxygenase and cyclooxygenase, respectively, did not block the inhibitory effect of arachidonic acid. The results suggest that arachidonic acid serves as a signal itself, not in the form of metabolites. The pretreatment of various $K^+$ channel blockers such as 4-aminopyridine, tetraethylarnmonium, glipizide, or glibenclamide also did not show any effect on the inhibitory effect of arachidonic acid. Through these results we suggest that arachidonic acid regulates VSCC directly and affects the secretion of neurotransmitters.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.40 no.5
• /
• pp.369-378
• /
• 2003

This paper presents design and VLSI implementations of a reassembly processor for ATM/AAL. The assembly processor is responsible for processing ATM cells from the receive physical interface. It controls the transfer of the AAL payload to host memory and performs all necessary SAR and CPCS checks. We propose the improved structure of cell identification algorithm and smart scatter method for host memory management. The proposed cell identification algorithm quickly locates the appropriate reassembly VC table based on the received VPI./VCI channel value in the ATM header. The cell identification algorithm also allow complete freedom in assignment of VCI/VPI values. The reassembly processor uses a smart scatter method to write cell payload data to host memory. It maintains the scatter operation and controls the incoming DMA block during scatter DMA to host memory. The proposed reassembly processor can perform reassembly checks on AAL. OAM cell. For an AAL5 connection, only CPCS checks, including the CRC32, are performed. In this paper, we proposed a practical reassembly architecture. The design of reassembly processor has become feasible using 0.6${\mu}{\textrm}{m}$ CMOS gate array technology.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.51 no.12
• /
• pp.66-71
• /
• 2014

This paper presents an analog front-end integrated circuit (IC) for medical ultrasound imaging systems using standard $0.18-{\mu}m$ CMOS process. The proposed front-end circuit includes the transmit part which consists of 15-V high-voltage pulser operating at 2.6 MHz, and the receive part which consists of switch and a low-power low-noise preamplifier. Depending on the operation mode, the output driver in the transmit pulser can be reconfigured as the switch in the receive path and thus the area of the overall front-end IC is reduced by over 70% in comparison to previous work. The designed single-channel front-end prototype consumes less than $0.045mm^2$ of core area and can be utilized as a key building block in highly-integrated multi-array ultrasound medical imaging systems.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.22 no.8
• /
• pp.1133-1138
• /
• 2018

Lightweight Encryption Algorithm (LEA) is one of the most promising lightweight block cipher algorithm due to its high efficiency and security level. There are many works on the efficient LEA implementation. However, many works missed the secure application services where the IoT platforms perform secure communications between heterogeneous IoT platforms. In order to establish the secure communication channel between them, the encryption should be performed in the on-the-fly method. In this paper, we present the LEA implementation performing the on-the-fly method over the ARM Cortex-M3 processors. The general purpose registers are fully utilized to retain the required variables for the key scheduling and encryption operations and the rotation operation is optimized away by using the barrel-shifter technique. Since the on-the-fly method does not store the round keys, the RAM requirements are minimized. The implementation is evaluated over the ARM Cortex-M3 processor and it only requires 34 cycles/byte.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.25 no.7A
• /
• pp.994-1004
• /
• 2000

In this paper, bitstreams are composed of using H.263 for a moving picture coding in the band-limited and error-prone environment such as wireless environment. EREC sub-frames are implemented by applying the proposed EREC algorithm in order to be UEP for the real data parts of implemented bitstreams. Because those are able to do resynchronization with a block unit, propagation of the error can be minimized, and the position of the important bits such as INTRADC and MVD can be known. Class is separated using the position of these important bits, and variable puncturing tables are designed by the class informations and the code rates of turbo codes are differently designed in according to the class. Channel coding used the turbo codes, and an interleaver to be designed in the turbo codes does not eliminate redundancy bits of the important bits in applying variable code rates of EREC sub-frames unit and is always the same at the transmitter and the receiver although being variable frame size. As a result of simulation, UEP with the code rate similar to EEP is obtained a improved result in the side of bit error probability. And the result of applying it to image knows that the subjective and objective quality have been improved by the protection of important bits.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.25 no.7A
• /
• pp.1028-1036
• /
• 2000

In this paper, an error-resilient image compression technique using wavelet transform is proposed. The zerotree technique that uses properties of statistics, energy and directions of wavelet coefficients in the space-frequency domain shows effective compression results. Since it is highly sensitive to the propagation of channel errors, evena single bit error degrades the whole image quality severely. In the proposed algorithm, the image is encoded by the SPIHT(Set Partitioning in Hierarchical Trees) algorithm using the zerotree coding technique. Encoded bitstreams are partitioned into some blocks using the subband correlations and then fixed-length blocks are made by using the effective bit reorganization algorithm. finally, an effective bit allocation technique is used to limit error propagation in each block. Therefore, in low BER the proposed algorithm shows similar compression performance to the zerotree compression technique and in high BER it shows better performance in terms of PSNR than the conventional methods.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.35 no.4C
• /
• pp.386-394
• /
• 2010

In this paper, we propose an adaptive coordinated Tx-Rx beamforming scheme for inter-user interference cancellation, when a BS communicates with multiple users that each has multiple receive antenna. The conventional coordinated Tx-Rx beamforming scheme uses a fixed multi-stream per user regardless of the instantaneous channel states, that is, both user with ill-conditioned and well-conditioned channels have the same number of data streams. However, in the proposed adaptive coordinated Tx-Rx beamforming scheme, we select the number of streams per user to solve the inefficient problem of the conventional coordinated Tx-Rx beamforming. As a result of applying the adaptive coordinated Tx-Rx beamforming scheme, the BER performance is improved. Simulation results show that the proposed algorithm outperforms the conventional coordinated Tx-Rx beamforming algorithm by 2.5dB at a target BER of $10^{-2}$.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.32 no.5C
• /
• pp.469-477
• /
• 2007

Most multimedia source coders exhibit unequal bit error sensitivity. Efficient transmission system design should therefore incorporate the use of matching unequal error protection (UEP). In this paper, we present and evaluate a flexible space-time coding system with unequal error protection. Multiple transmit and receive antennas and bit-interleaved coded modulation techniques are used combined with rate compatible punctured convolutional codes. A near optimum iterative receiver is employed with a multiple-in multiple-out inverse mapper and a MAP decoder as component decoders. We illustrate how the UEP system gain can be achieved either as a power or bandwidth gain compared to the equal error protection system (EEP) for the identical source and equal overall quality for both the UEP and EEP systems. An example with two/three transmit and two receive antennas using BPSK modulation is given for the block fading channel.