• Title/Summary/Keyword: Binary

Search Result 6,155, Processing Time 0.033 seconds

A Speed Sensorless Vector Control for Permanent Magnet Synchronous Motors using the Integral Binary Observer (적분스위칭평면을 갖는 바이너리 관측기를 이용한 영구자석 동기전동기의 속도 및 위치센서리스 제어)

  • 한윤석;김영석;김현중
    • Proceedings of the KIPE Conference
    • /
    • 1999.07a
    • /
    • pp.18-21
    • /
    • 1999
  • This paper presents a speed and position sensorless control of permanent magnet synchronous motors using an integral binary observer. In order to improve the steady state performance of the binary observer, the binary observer is formed by adding extra integral dynamics to the switching hyperplane equation. The observer structure and its deign method are described. The experimetntal results of the proposed algorithm are presented to demonstrate the effectiveness of the approach.

  • PDF

Evaluation of randomness of binary random sequence

  • Harada, Hiroshi;Kashiwagi, Hiroshi;Takada, Tadashi
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 1989.10a
    • /
    • pp.979-983
    • /
    • 1989
  • This paper proposes a new concept, called merit factor Fr, for evaluating the randomness of binary random sequences. The merit factor Fr is obtained from the expected values of the autocorrelation function of the binary random sequence. Using this merit factor Fr, randomness of the binary random sequences generated by the random sampling method is evaluated.

  • PDF

Binary ASK way for 1Giga bit MODEM (1Giga bit MODEM을 위한 Binary ASK방식)

  • ;;;Sosuke Onodera;Yoichi Sato
    • Proceedings of the IEEK Conference
    • /
    • 2003.07a
    • /
    • pp.194-197
    • /
    • 2003
  • We proposed Binary ASK system for 1Giga bit Modem. The Binary ASK system has a high speed shutter transmitter and no IF receiver only by symbol synchronization. The advantage of proposed system is that circuitry is very simple without IF process. The disadvantage of proposed system are that line spectrum occurs unordinary interference to other channels, and enhancement to 4-level system is impossible due to its large SNR degradation.

  • PDF

Implementation of Binary Disturbance Observer (이원 외란관측기의 구현)

  • You, Wan-Sik;Kim, Young-Seok
    • Proceedings of the KIEE Conference
    • /
    • 1995.11a
    • /
    • pp.306-307
    • /
    • 1995
  • In this paper, a binary disturbance observer is implemented, and the validity is verified by experiments. A disturbance observer with binary control is proposed to suppress the chattering of the conventional sliding mode observer in estimation of the external disturbance. As a result of experiments, it is confirmed that the robust and high precision position control is possible by the proposed binary observer.

  • PDF

REVERSIBLE INFORMATION HIDING FOR BINARY IMAGES BASED ON SELECTING COMPRESSIVE PIXELS ON NOISY BLOCKS

  • Niimi, Michiharu;Noda, Hideki
    • Proceedings of the Korean Society of Broadcast Engineers Conference
    • /
    • 2009.01a
    • /
    • pp.588-591
    • /
    • 2009
  • This paper proposes a reversible information hiding method for binary images. A half of pixels in noisy blocks on cover images is candidate for embeddable pixels. Among the candidate pixels, we select compressive pixels by bit patterns of its neighborhood to compress the pixels effectively. Thus, embeddable pixels in the proposed method are compressive pixels in noisy blocks. We provide experimental results using several binary images binarized by the different methods.

  • PDF

On a Multiple-cycle Binary Sequence Genrator Based on S-box (S-box 형태의 다 수열 발생기에 관한 연구)

  • Lee, Hun-Jae
    • The Transactions of the Korea Information Processing Society
    • /
    • v.7 no.5
    • /
    • pp.1474-1481
    • /
    • 2000
  • The number of keystream cycle sequences has been proposed as a characteristic of binary sequence generator for cryptographic application, but in general the most of binary sequence generators have a single cycle. On the other hand, S-box has been used to block cipher for a highly nonlinear element and then we apply it to the stream cipher with a high crypto-degree. In this paper, we propose a multiple-cycle binary sequence generator based on S-box which has a high nonlinearity containing SAC property and analyze its period, linear complexity, randomness and the number of keystream cycle sequences.

  • PDF

An Enthalpy Model for the Solidification of Binary Mixture (엔탈피방법을 적용한 이원용액의 응고과정 해석 방법)

  • Yoo, J.S.
    • Korean Journal of Air-Conditioning and Refrigeration Engineering
    • /
    • v.5 no.1
    • /
    • pp.35-43
    • /
    • 1993
  • A numerical model for the solidification of binary mixture is proposed. Numerical model, which employs enthalpy method, is modified from Continuum model, that is, improved relation is proposed for the Enthalpy - Temperature - Concentration - Liquid Mass Fraction. One dimensional example was selected to verify the proposed model. The results show that the new relation can be applied successfully to the solidification or melting of binary mixture.

  • PDF

Fast Algorithms for Binary Dilation and Erosion Using Run-Length Encoding

  • Kim, Wook-Joong;Kim, Seong-Dae;Kim, Kyu-Heon
    • ETRI Journal
    • /
    • v.27 no.6
    • /
    • pp.814-817
    • /
    • 2005
  • Fast binary dilation and erosion algorithms using run-length encoding (RLE) are proposed. RLE is an alternative way of representing a binary image using a run, which is a sequence of '1' pixels. First, we derive the run-based representation of dilation and erosion and then present the full steps of the proposed algorithms in detail.

  • PDF

Optimal Method for Binary Neural Network using AETLA (AETLA를 이용한 이진 신경회로망의 최적 합성방법)

  • 성상규;정종원;이준탁
    • Proceedings of the Korean Institute of Intelligent Systems Conference
    • /
    • 2001.05a
    • /
    • pp.105-108
    • /
    • 2001
  • In this paper, the learning algorithm called advanced expanded and truncate algorithm(AETLA) is proposed to training multilayer binary neural network to approximate binary to binary mapping. AETLA used merit of ETL and MTGA learning algorithm. We proposed to new learning algorithm to decrease number of hidden layer. Therefore, learning speed of the proposed AETLA learning algorithm is much faster than other learning algorithm.

  • PDF

CMOS-Based Fuzzy Operation Circuit Using Binary-Coded Redundantly-Represented Positive-Digit Numbers

  • Tabata, Toru;Ueno, Fumio;Eguchi, Kei;Zhu, Hongbing
    • Proceedings of the IEEK Conference
    • /
    • 2000.07a
    • /
    • pp.195-198
    • /
    • 2000
  • It is possible to perform the digital fuzzy logical high-speed and high-precision computation by the use of redundantly-represented binary positive-digit number arithmetic operation. In this paper, as basic operation circuits in the fuzzy logic new voltage-mode 4-valued binary parallel processing operation circuits using positive redundantly-expressed binary-coded numbers is discussed.

  • PDF