• Proceedings of the KSME Conference
• /
• 2000.04a
• /
• pp.873-878
• /
• 2000

Semiconductor packaging technology is changed rapidly according to the trends of the micro miniaturization of multimedia and information equipment. For I/O limitation and fine pitch limitation, DIP and SOP/QFP are replaced by BGA/CSP. This is one of the surface mount technology(SMT). Solder ball is bumped n the die pad and connected onto mounting board. In ball bump formation, vacuum suction type ball alignment process is widely used, However this type has some problems such as ionization, static electricity and difficulty of fifo(first-input first-out) of solder balls. Seesaw type is reducing these problems and has a structural simplicity and economic efficiency. Ball cartridge velocity and ball aligned plate angle are Important variables to improve the ball alignment Process. In this paper, seesaw-type CSP solder ball loader is developed and the optimal velocity and plate angle are proposed.

• Proceedings of the International Microelectronics And Packaging Society Conference
• /
• 2005.09a
• /
• pp.157-172
• /
• 2005

기존 단말기에 Fine Pitch (0.3mm) WLCSP를 개발/적용해 봄으로써 SMT 조립 한계로 인식되고 있는 Pitch인 0.4mm이하의 접속 기술을 검증함. Set Maker 입장에서 Fine Pitch를 가진 Customized Package를 적용할 경우, Design 단계에서부터 부품, 기판, 조립공법, Infrastructure등을 동시에 검토해야 함. 이동단말의 소형화/박형화 경쟁이 가속화 되는 가운데 Package Pitch만을 고려해 볼 때, 2006년에는 0.4mm Pitch를 가진 BGA의 적용이 확대 될 것으로 예상되며 일부 제품에서 0.3mm Pitch Package의 적용도 예상됨.

• Journal of the Microelectronics and Packaging Society
• /
• v.18 no.3
• /
• pp.45-52
• /
• 2011

It is known that test methods to evaluate solder joint reliability are die shock test, die shear test, 3points bending test, and thermal shock test. The present study investigated the effects of failure mode on 3 types (as-reflowed, $85^{\circ}C$/85%RH treatment, and $150^{\circ}C$/10hr aging) of solder joints for flip-chip BGA package by using various test methods. The test methods and configurations are reported in detail, i.e. die shock, die shear, 3points bending, and thermal shock test. We focus on the failure mode of solder joints under various tests. The test results indicate that die shock and die shear test method can reveal brittle fracture in flip-chip ball grid array (FCBGA) packages with higher sensitivity.

• Journal of the Microelectronics and Packaging Society
• /
• v.13 no.1 s.38
• /
• pp.63-72
• /
• 2006

Mobile products, such as cellular phones, PDA and notebook, are subjected to many different mechanical loads, which include bending, twisting, impact shock and vibration. In this study, a cyclic bending test of the BGA package was performed to evaluate the fatigue life. Special bending tester, which was suitable for electronic package, was developed using an electromagnetic actuator. A nonlinear finite element model was used to simulate the mechanical bending deformation of solder joint in BGA packages. The fatigue life of lead-free (95.5Sn4.0Ag0.5Cu) solder joints was compared with that of lead-contained (63Sn37Pb). When the applied load to the specimen is small, the lead-free solder has longer fatigue life than lead-contained solder. The fatigue crack is initialized at the exterior solder joints and is propagated into the inner solder joints.

• Journal of the Microelectronics and Packaging Society
• /
• v.30 no.4
• /
• pp.50-60
• /
• 2023

Ball Grid Array (BGA) is a widely used package type due to its high pin density and good heat dissipation. In BGA, solder balls play an important role in electrically connecting the package to the PCB. Therefore, understanding the inelastic deformation of solder balls under various mechanical loads is essential for the robust design of semiconductor packages. In this study, the geometrical effect on the inelastic deformation and fracture of solder balls were analyzed by finite element analysis. The results showed that fracture occurred in both tilted and hourglass shapes under shear loading, and no fracture occurred in all cases under compressive loading. However, when bending was applied, only the tilted shape failed. When shear and bending loads were combined with compression, the stress triaxiality was maintained at a value less than zero and failure was suppressed. Furthermore, a comparison using the Lagrangian-Green strain tensor of the critical element showed that even under the same loading conditions, there was a significant difference in deformation depending on the shape of the solder ball.

• International Journal of Korean Welding Society
• /
• v.4 no.1
• /
• pp.61-66
• /
• 2004

In this paper, the effect of underfill packages was investigated by numerical approach and experimental test. Reliability improvement was the main issue in the package technology. BGA, CSP and small-sized packages, have problems due to concentration of the stress in solder joints. One of the latest technologies to overcome is underfill encapsulant. Mainly, it is noticed the effect of the underfill in the packages. The predicted thermal fatigue lifes are performed by Coffin-Manson's equation with ANSYS (v.5.62). Also, thermal cycle test during from 218K to 423K was included. Finally we could find that underfill greatly reduce the concentration stress in solder joint, thus the fatigue life was improved than without underfill.

• Journal of the Semiconductor & Display Technology
• /
• v.5 no.1 s.14
• /
• pp.1-4
• /
• 2006

Recently, Ball Grid Arrays(BGAs) are getting used more frequently for a package type. The connectors on a BGA consist of a large number of small solder balls in a grid shape on its bottom side. However, since balls of BGAs mounted on PCBs are not visible, inspection before mounting them is indispensable. High speed non-contact 3D measurement technologies are necessary far real-time measurement of ball height, the most important inspection item. In this paper, an accurate 3D data acquisition system for BGAs is proposed that can acquire 3D profile at high speed using a 3D smart camera and laser slit ray projection. Some clipping and morphological filtering operations are employed to remove spiky error data, which occur due to reflections from some ball area to camera direction.

• Journal of the Microelectronics and Packaging Society
• /
• v.9 no.3
• /
• pp.31-36
• /
• 2002

The 2nd level solder joint reliability of 153 FC-BGA for high-speed SRAM (Static Random Access Memory) with the large chip on laminate substrate comparing to PBGA(Plastic Ball Grid Array) was studied in this paper. This work has been done to understand an influence as the mounting with single side or double sides, structure of package, properties of underfill, properties and thickness of substrate and size of solder ball on the thermal cycling test. It was confirmed that thickness of BT(bismaleimide tiazine) substrate increased from 0.95 mm to 1.20 mm and solder joint fatigue life improved about 30% in the underfill with the low young's modulus. And resistance against the solder ball crack became twice with an increase of the solder ball size from 0.76 mm to 0.89 mm in solder joints.

• Journal of Mechanical Science and Technology
• /
• v.18 no.9
• /
• pp.1572-1581
• /
• 2004

The purposes of the paper are to apply the axiomatic design methodology to the design of PBGA package with polyimide coating under hygrothermal loading in the IR soldering process and to suggest more reliable design conditions by stress analysis. The analysis model is a 256-pin perimeter Plastic Ball Grid Array (PBGA) package with the polyimide coating surrounding chip and above surface of BT-substrate. The polyimide coating is suggested to depress the maximum stresses occurred on the stress concentration positions. The axiomatic design methodology is proved to be useful to find the more reliable design conditions for PBGA package. Finally, the optimal values of design variables to depress the stress in the PBGA package are obtained.

• Journal of the Korean institute of surface engineering
• /
• v.36 no.2
• /
• pp.214-225
• /
• 2003

Trends in microelectronics packages such as low cost, miniaturization, high performance, and high reliability made area array interconnecting technologies including flip chip, CSP (Chip Scale Package) and BGA (Ball Grid Array) mainstream technologies. Underfill technology is used for the reliability of the area array technologies, thus electronics packaging industry regards it as very important technology In this paper, the underfill technology is reviewed and the recent advances in the underfill technology including new processes and materials are introduced. These includes reworkable underfills, no-flow underfills, molded underfills and wafer - level - applied underfills.