• Title/Summary/Keyword: Analog design methodology

Search Result 42, Processing Time 0.025 seconds

Design methodology of analog circuits for a digital-audio-signal processing 1-bit ???? DAC (디지털 오디오 신호처리용 1-bit Δ$\Sigma$ DAC 아날로그 단의 설계기법)

  • 이지행;김상호;손영철;김선호;김대정;김동명
    • Proceedings of the IEEK Conference
    • /
    • 2002.06b
    • /
    • pp.149-152
    • /
    • 2002
  • The performance of a 1-bit DAC depends on that of the analog circuits. The mixed SC-CT (switched capacitor-continuous time) architecture is an effective design methodology for the analog circuits. This paper Proposes a new buffer scheme for the 1-bit digital-to-analog subconverter and a new SF-DSC(smoothing filter and differential-to-sig le converter) which performs both the smoothing filter and the differential-to-single convertor simultaneously.

  • PDF

Design Methodology of Analog Circuits for a CMOS Stereo 16-bit Δ$\Sigma$ DAC (CMOS Stereo 16-bit Δ$\Sigma$ DAC Analog단의 설계기법)

  • 김상호;채정석;박영진;손영철;조상준;김상민;김동명;김대정
    • Proceedings of the IEEK Conference
    • /
    • 2001.06b
    • /
    • pp.93-96
    • /
    • 2001
  • A design methodology of analog circuits for a CMOS stereo 16-bit Δ$\Sigma$ DAC which are suitable for the digital audio applications is described. The limitations of Δ$\Sigma$ DAC exist in the performance of the 1-bit DAC and that of the smoothing filter. The proposed architecture for analog circuits contains the buffer between the digital modulator and the following analog stage and adopts the SCF (switched capacitor filter) and DSC (differential-to-single converter) scheme. In this paper, a guide line for the selection of the filter type for the SCF design in the Δ$\Sigma$ DAC is suggested through the analytical approaches.

  • PDF

A Study on the Development of Semi-automated Analog Cell Compiler for MML Library (MML(merged memory logic) 라이브러리 구축을 위한 반자동 아날로그 컴파일러 개발에 관한 연구)

  • 최문석;송병근곽계달
    • Proceedings of the IEEK Conference
    • /
    • 1998.10a
    • /
    • pp.695-698
    • /
    • 1998
  • Today SOC(system on a chip) is a trend in VLSI design society. Especially MML(merged memory Logic) process provides designers with good chances to implement SOC which is consists of DRAM, SRAM, Logic and A/D mixed mode ciruit blocks. Designers need good circuit library which is reliable and easy to tune for specific design. For this need we present semi-automated analog compiler methodology. And we aplied this design methodology to resistor-string DAC design.

  • PDF

OPAMP Design Using Optimized Self-Cascode Structures

  • Kim, Hyeong-Soon;Baek, Ki-Ju;Lee, Dae-Hwan;Kim, Yeong-Seuk;Na, Kee-Yeol
    • Transactions on Electrical and Electronic Materials
    • /
    • v.15 no.3
    • /
    • pp.149-154
    • /
    • 2014
  • A new CMOS analog design methodology using an independently optimized self-cascode (SC) is proposed. This idea is based on the concept of the dual-workfunction-gate MOSFETs, which are equivalent to SC structures. The channel length of the source-side MOSFET is optimized, to give higher transconductance ($g_m$) and output resistance ($r_{out}$). The highest $g_m$ and $r_{out}$ of the SC structures are obtained by independently optimizing the channel length ratio of the SC MOSFETs, which is a critical design parameter. An operational amplifier (OPAMP) with the proposed design methodology using a standard digital $0.18-{\mu}m$ CMOS technology was designed and fabricated, to provide better performance. Independently $g_m$ and $r_{out}$ optimized SC MOSFETs were used in the differential input and output stages, respectively. The measured DC gain of the fabricated OPAMP with the proposed design methodology was approximately 18 dB higher, than that of the conventional OPAMP.

Development of Four-Way Analog Beamforming Front-End Module for Hybrid Beamforming System

  • Cho, Young Seek
    • Journal of information and communication convergence engineering
    • /
    • v.18 no.4
    • /
    • pp.254-259
    • /
    • 2020
  • Phased-array antennas comprise a demanding antenna design methodology for commercial wireless communication systems or military radar systems. In addition to these two important applications, the phased-array antennas can be used in beamforming for wireless charging. In this study, a four-way analog beamforming front-end module (FEM) for a hybrid beamforming system is developed for 2.4 GHz operation. In a hybrid beamforming scheme, an analog beamforming FEM in which the phase and amplitude of RF signal can be adjusted between the RF chain and phased-array antenna is required. With the beamforming and beam steering capability of the phased-array antennas, wireless RF power can be transmitted with high directivity to a designated receiver for wireless charging. The four-way analog beamforming FEM has a 32 dB gain dynamic range and a phase shifting range greater than 360°. The maximum output RF power of the four-way analog beamforming FEM is 40 dBm (=10 W) when combined the four individual RF paths are combined.

Optimum Sterilization Conditions and Quality Characteristics of the Retort-Sterilized Crab Analog (레토르트 Crab Analog의 살균 최적화 및 품질 특성)

  • Yun, Jae-Ung;Oh, Dong-Hun;Kim, Byeong-Gyun;An, Byung-Soo;Choi, Jong-Duck;Oh, Kwang-Soo
    • Korean Journal of Fisheries and Aquatic Sciences
    • /
    • v.44 no.1
    • /
    • pp.31-36
    • /
    • 2011
  • This study developed a normal temperature-circulatable retort-sterilized crab analog (RSCA) with a long shelf-life by retort sterilization. We examined the optimum sterilization conditions and quality characteristics of the RSCA. A central composite design for response surface methodology (RSM) was adopted to optimize of the retort sterilization. The central composite design consisted of 11 samples: four factorial points, four star points, and three central points. The sterilization temperature and $F_0$-value for retort sterilization were the independent variables, and the shearing force, whiteness, and sensory score for texture were the dependent variable. The RSM analysis of the multiple response optimization for the RSCA using the Minitap statistical programing gave an $F_0$-value of 3.3 min. at $117.5^{\circ}C$. The RSM analysis also indicated that the sterilization temperature during retort sterilization was the most influential factor, while the $F_0$-value had little effect on the quality of the RSCA. The moisture, pH and volatile basic nitrogen contents of the RSCA product were 73.1%, 7.3 and 17.2 mg/100 g, respectively, and viable cells count was >18 CFU/g. And sensory quality characteristics of this RSCA was similar to those of a commercial crab analog.

A Study on the Remediation phenomenon in Marvel Comics and Marvel Cinematic Universe (마블 코믹스와 마블 시네마틱유니버스에서 나타나는 재매개 현상에 대한 연구)

  • Yi, Jung-Hyun;Lee, Chang-Wook
    • Journal of Digital Convergence
    • /
    • v.19 no.6
    • /
    • pp.315-321
    • /
    • 2021
  • This study analyzes the characteristics of the process of changing content as print media is remediation as video media. By applying the dual logic of remediation, we analyze the process of remediation analog media(print) into new media(video). Through the results, we present the possibility that remediation methods using changes and variations in various media can be applied to the design methodology. Marvel Comics has been remediationed as Marvel Cinematic Universe. By understanding the phenomenon that analog media is remediation as new media, Design methodologies can be presented so that designers can derive the results by using the characteristics of remediation when designing.

Design of Baseband Analog Chain with Optimum Allocation of Gain and Filter Rejection for WLAN Applications

  • Cha, Min-Yeon;Kwon, Ick-Jin
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.11 no.4
    • /
    • pp.309-317
    • /
    • 2011
  • This paper describes a baseband analog (BBA) chain for wireless local area network (WLAN) applications. For the given specifications of the receiver BBA chain, the optimum allocation of the gain and filter rejection of each block in a BBA chain is achieved to maximize the SFDR. The fully integrated BBA chain is fabricated in 0.13 ${\mu}m$ CMOS technology. An input-referred third-order intercept point (IIP3) of 22.9 dBm at a gain of 0.5 dB and an input-referred noise voltage (IRN) of 32.2 nV/${\surd}$Hz at a gain of 63.3 dB are obtained. By optimizing the allocation of the gain and filter rejection using the proposed design methodology, an excellent SFDR performance of 63.9 dB is achieved with a power consumption of 12 mW.

Development of Software Development Methodology with Aspect of Railway Safety (안전을 고려한 철도소프트웨어 개발방법론 도출방안 연구)

  • Joung, Eui-Jin;Shin, Kyung-Ho
    • Proceedings of the KIEE Conference
    • /
    • 2007.10c
    • /
    • pp.201-203
    • /
    • 2007
  • Safety critical systems are those in which a failure can have serious and irreversible consequences. Nowadays digital technology has been rapidly applied to critical system such as railways, airplanes, nuclear power plants, vehicles. The main difference between analog system and digital system is that the software is the key component of the digital system. The digital system performs more varying and highly complex functions efficiently compared to the existing analog system because software can be flexibly designed and implemented. The flexible design make it difficult to predict the software failures. This paper reviews safety standard and criteria for safety critical system such as railway system and suggests software development methodology for more detail description.

  • PDF