• 제목/요약/키워드: 802.11a 무선 랜

Search Result 318, Processing Time 0.024 seconds

A transmit function implementation of wireless LAN MAC with QoS using single transmit FIFO (단일 송신 피포를 이용한 QoS 기능의 무선랜 MAC의 송신 기능 구현)

  • Park, Chan-Won;Kim, Jung-Sik;Kim, Bo-Kwan
    • Proceedings of the KIEE Conference
    • /
    • 2004.11c
    • /
    • pp.237-239
    • /
    • 2004
  • Wireless LAN Voice over IP(VoIP) equipment needs Quality-of-Service(QoS) with priority for processing real-time traffic. This paper shows transmit function implementation of wireless LAN(WLANs) media access control(MAC) support VoIP, and it has an advantage of guarantee of QoS and is adaptable to VoIP or mobile wireless equipment. The IEEE 802.11e standard in progress has four queues according to four access categories(AC) for transmit and the MAC transmits the data based on EDCA. The value of AC is from AC0 to AC3 and AC3 has the highest priority. The transmit method implemented at this paper ensure QoS using one transmit FIFO in hardware since real-time traffic data and non real-time traffic data has the different priority. The device driver classifies real-time data and non real-time data and transmit data to hardware with information about data type. The hardware conducts shorter backoff and selects faster AIFS slot for real-time data than it for non real-time data. Therefor It make give the real-time traffic data faster channel access chance than non real-time data and enhances QoS.

  • PDF

Design of 5GHz High Efficiency Frequency Multiplier and Digital Linearization (5GHz 대역 고효율 주파수 체배기 설계 및 디지털 선형화)

  • Roh, Hee-Jung;Jeon, Hyun-Jin;Koo, Kyung-Heon
    • Journal of Advanced Navigation Technology
    • /
    • v.13 no.6
    • /
    • pp.846-853
    • /
    • 2009
  • This paper presents the design of a high efficiency frequency multiplier with load-pull simulation and analyses the nonlinear distortion of the frequency multiplier. The frequency multiplier shows serious distortion of multiplying signal bandwidth because of nonlinearity when modulated signal is applied, so a digital predistortion with look up table (LUT) is applied to compensate for the distortion of the frequency multiplier. The frequency multiplier is designed to produce 5.8GHz output by doubling the input frequency to be operating at IEEE 802.11a standard wireless LAN. The output spectrum shows 12dB ACPR improvement both at +11MHz, +20MHz offset from center frequency after linearization.

  • PDF

QoS Fairness in Multimedia Service using Wireless LAN (무선 랜 멀티미디어 서비스의 QoS 공정성 보장)

  • Jin, Hyun-Joon;Park, Nho-Kyung
    • Journal of IKEEE
    • /
    • v.12 no.4
    • /
    • pp.196-203
    • /
    • 2008
  • The IEEE 802.11e working group has announced a new distributed MAC(Medium Access Control) called EDCA(Enhanced Distributed Channel Access) to provide service differentiation among classified traffics. In comparison with the 802.11 legacy MAC, the EDCA provides QoS mechanism by differentiated channel access which is called AC(Access Category) to the frames with different priorities. In multimedia applications, however, the EDCA has some difficulties to achieve QoS throughput because of using fixed AC parameters and never considers overall throughputs, i.e. fairness, for classified services. In this paper, AC parameter control technique is proposed to achieve overall QoS throughputs with differentiated services. The proposed technique controls AC parameters dynamically in real time. Simulation is used to verify the technique and the simulation shows that QoS fairness is improved by 13% in throughput deviation in multimedia environments including voice, video and data service.

  • PDF

A Study on the Implementation of Wireless Snesor Network for Managing of Briges (교량 유지관리를 위한 무선 센서 네트워크 시스템 연구)

  • Kim, Young-Baig
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.6 no.5
    • /
    • pp.783-788
    • /
    • 2011
  • Most management systems that are currently in place to monitor the safety of bridges - working in conjunction with a wireless sensor network - are based on a wired infrastructure. Not only do these wired systems expensive to install, but they are expensive to replace or repair should a problem occur with the system while in operation. In an effort to address these problems, there have been many researches that attempted to use a wireless sensor network for the existing wired measurement system. However, they have been met with difficulty due to the problems of power and synchronization in actually bringing the management system to the bridges as a commercial system. This paper proposes a bridge management system based on WSN (Wireless Sensor Network) which uses wireless LAN technology. The system was tested using a testbed and when the obtained data were compared to the data collected using the existing wired counterpart it was found that they were almost the same.

Radix-4 Trellis Parallel Architecture and Trace Back Viterbi Decoder with Backward State Transition Control (Radix-4 트렐리스 병렬구조 및 역방향 상태천이의 제어에 의한 역추적 비터비 디코더)

  • 정차근
    • Journal of the Institute of Electronics Engineers of Korea SP
    • /
    • v.40 no.5
    • /
    • pp.397-409
    • /
    • 2003
  • This paper describes an implementation of radix-4 trellis parallel architecture and backward state transition control trace back Viterbi decoder, and presents the application results to high speed wireless LAN. The radix-4 parallelized architecture Vietrbi decoder can not only improve the throughput with simple structure, but also have small processing delay time and overhead circuit compared to M-step trellis architecture one. Based on these features, this paper addresses a novel Viterbi decoder which is composed of branch metric computation, architecture of ACS and trace back decoding by sequential control of backward state transition for the implementation of radix-4 trellis parallelized structure. With the proposed architecture, the decoding of variable code rate due to puncturing the base code can easily be implemented by the unified Viterbi decoder. Moreover, any additional circuit and/or peripheral control logic are not required in the proposed decoder architecture. The trace back decoding scheme with backward state transition control can carry out the sequential decoding according to ACS cycle clock without additional circuit for survivor memory control. In order to evaluate the usefulness, the proposed method is applied to channel CODEC of the IEEE 802.11a high speed wireless LAN, and HDL coding simulation results are presented.

Measurement and Analysis of Performance to Transfer Data in a Wireless-Cum-Wired Intra-Network (유무선 통합 인트라넷 환경에서 데이터 전송 성능 측정 및 분석)

  • Hur Hye-Sun;Hong Youn-Sik;Woo Yo-Seop
    • Journal of Internet Computing and Services
    • /
    • v.5 no.3
    • /
    • pp.99-108
    • /
    • 2004
  • We have designed and implemented a Voice Messenger System(VMS) for sending and receiving voice data in order to measure and analyze the performance of a multimedia data transfer system using PDAs(Personal Digital Assistants) in a fast wireless LAN environment. The VMS has been configured as an infrastructure network by integrating a wireless intra-network based on IEEE 802,11 b standard with a wired network based on Ethernet. A sending time, a receiving time and a round-trip time(RTT) have been measured by varying its pecket size from 256 to 6656 bytes, Besides, we have performed the experiments to see which NIC is more stable between CF and PCMCIA type in such a wireless LAN environment, The results of such experiments show that the NIC with PCMClA type is better than that with CF type from the points of both efficiency and stability. The performance of a notebook computer with the attachment of a wireless NIC that is used as a VMS client is almost constant by varying its packet size when transferring voice data. However, with PDA client, in the case of receiving packets from the VMS server, the performance is the best when the pecket size is 6656 bytes, In addition, in the case of sending packets from PDA client to the VMS server, the performance is the best when the packet size is 4096 bytes. Even with the same pecket size, the time of receiving packets from the VMS server to PDA is longer than the time of sending packets from PDA to the VMS Server, Thus, we conclude that when PDA is used as a client by applying different pecket size when sending and receiving packets should be achieved a better performance over a wireless LAN environment.

  • PDF

Interaction TCP and MAC-layer to Improve TCP Flow Performance over WLANs (무선 랜 환경에서 TCP Flow의 성능향상을 위한 MAC계층과 TCP계층의 연동기법)

  • Kim, Jae-Hoon;Jeong, Kyu-Min;Chung, Kwang-Sue
    • Proceedings of the Korean Information Science Society Conference
    • /
    • 2007.06d
    • /
    • pp.273-278
    • /
    • 2007
  • Snoop 프로토콜은 유 무선 혼합망에서 무선 링크에서 발생하는 TCP 패킷 손실을 효과적으로 보상하여 TCP 전송률을 향상시킬 수 있는 효율적인 프로토콜이다. 하지만, 무선 링크에서 연집한 패킷 손실이 발생하는 경우에는 지역 재전송을 효과적으로 수행하지 못하여 전송 효율이 떨어진다는 문제점이 있다. 본 논문에서는 Snoop 프로토콜의 이러한 문제점을 개선하기위해 MAC 계층의 재전송 메커니즘인 Stop &Wait ARQ 기법을 기반으로 하는 $A^2Snoop$ (ARQ Assistance Snoop) 프로토콜을 제안한다. $A^2Snoop$ 프로토콜은 현재 유 무선 혼합망에서 가장 널리 사용되는 IEEE 802.11 MAC 프로토콜 기반의 지역 재전송 메커니즘으로서, MAC 계층의 ARQ 기법과 TCP의 혼잡제어 메커니즘의 연동을 통해 효율적인 재전송을 수행한다. ns-2 시뮬레이터를 이용한 실험을 통해 $A^2Snoop$의 지역 재전송 기법은 무선 구간의 연집적인 패킷 손실에 대해 효율적인 보상을 수행하며, 전송률을 유지하는 것을 확인할 수 있었다.

  • PDF

LDPC Decoder for WiMAX/WLAN using Improved Normalized Min-Sum Algorithm (개선된 정규화 최소합 알고리듬을 적용한 WiMAX/WLAN용 LDPC 복호기)

  • Seo, Jin-Ho;Shin, Kyung-Wook
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.18 no.4
    • /
    • pp.876-884
    • /
    • 2014
  • A hardware design of LDPC decoder which is based on the improved normalized min-sum(INMS) decoding algorithm is described in this paper. The designed LDPC decoder supports 19 block lengths(576~2304) and 6 code rates(1/2, 2/3A, 2/3B, 3/4A, 3/4B, 5/6) of IEEE 802.16e mobile WiMAX standard and 3 block lengths(648, 1296, 1944) and 4 code rates(1/2, 2/3, 3/4, 5/6) of IEEE 802.11n WLAN standard. The decoding function unit(DFU) which is a main arithmetic block is implemented using sign-magnitude(SM) arithmetic and INMS decoding algorithm to optimize hardware complexity and decoding performance. The LDPC decoder synthesized using a 0.18-${\mu}m$ CMOS cell library with 100 MHz clock has 284,409 gates and RAM of 62,976 bits, and it is verified by FPGA implementation. The estimated performance depending on code rate and block length is about 82~218 Mbps at 100 MHz@1.8V.

The design and development of a middle\are platform supporting terminal mobility in the next generation wired/wireless integrated networks (차세대 유무선통합망에서의 QoS보장형 단말이동성 지원 통신 미들웨어 플랫폼 설계 및 개발)

  • 남진우;김원태;박용진
    • Proceedings of the Korean Information Science Society Conference
    • /
    • 2003.04d
    • /
    • pp.632-634
    • /
    • 2003
  • 본 논문은 기존에 제안되어 있는 RSVP와 Mobile If물 바탕으로 무선 이동환경에서 QoS 보장과 단말의 이동성을 동시에 지원할 수 있는 통신미들웨어 플랫폼을 설계하고 개발한다. 목표시스템은 마이크로소프트사의 Windows CE 운영체제를 기반으로 하며, Windows CE 운영체제 및 PDA 하드웨어 시스템의 제한된 자원과 프로그래밍 API 지원에 따른 문제점을 해결한다. 이동환경에서의 RSVP를 위한 미들웨어상의 통신 모듈을 개발하고 Mobile IP 모듈과 연동하기 위한 방법을 설계하고 구현한다. 802.11b 무선랜 기반의 실험망을 구축하고, 개발된 PDA용 통신 미들웨어 플랫폼의 기능과 성능을 검증하고 그 활용방안을 제시한다.

  • PDF

Low Computational Complexity LDPC Decoding Algorithms for 802.11n Standard (802.11n 규격에서의 저복잡도 LDPC 복호 알고리즘)

  • Kim, Min-Hyuk;Park, Tae-Doo;Jung, Ji-Won;Lee, Seong-Ro;Jung, Min-A
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.35 no.2C
    • /
    • pp.148-154
    • /
    • 2010
  • In this paper, we first review LDPC codes in general and a belief propagation algorithm that works in logarithm domain. LDPC codes, which is chosen 802.11n for wireless local access network(WLAN) standard are required a large number of computation due to large size of coded block and iteration. Therefore, we presented three kinds of low computational algorithm for LDPC codes. First, sequential decoding with partial group is proposed. It has same H/W complexity, and fewer number of iteration's are required at same performance in comparison with conventional decoder algorithm. Secondly, we have apply early stop algorithm. This method is reduced number of unnecessary iteration. Third, early detection method for reducing the computational complexity is proposed. Using a confidence criterion, some bit nodes and check node edges are detected early on during decoding. Through the simulation, we knew that the iteration number are reduced by half using subset algorithm and early stop algorithm is reduced more than one iteration and computational complexity of early detected method is about 30% offs in case of check node update, 94% offs in case of check node update compared to conventional scheme.