• Title/Summary/Keyword: 64bit

Search Result 393, Processing Time 0.025 seconds

Manual Therapy for Patient with Spasmodic Torticollis - Case Study (연축성 사경환자에 대한 도수 치료적 접근 - 사례연구)

  • Kim, Dong-Ya;Shin, Eui-Ju;Jeon, Jae-Guk
    • The Journal of Korean Academy of Orthopedic Manual Physical Therapy
    • /
    • v.19 no.1
    • /
    • pp.79-83
    • /
    • 2013
  • Background: Spasmodic torticollis is a disorder that is described by sustained muscle contractions causing repetitive and twisting movements, and abnormal postures in a single body region. The purpose of this case is to describe the manual therapy for a patient with spasmodic torticollis. Methods: The patient was a 64 years old man with an 3 month history of left side laterocollis spasmodic torticollis. No known genetic history or trauma. Prior to intervention, his score on the Western Spasmodic Torticollis Rating Scale (TWSTRS) severity score was 24, disability score was 20, pain score was 11. There is a noticeable distinction between left and right side cervical range of motion. The intervention consisted of manual therapy (MET, PNF) 3 times per week for the treatment during 4 weeks. Results: After intervention for 4weeks, his TWSTRS score and range of motion was improved quite a bit before therapeutic exercise. But symptoms are not improving sufficiently fast. Conclusions: Manual therapy is that MET and PNF is effective in improving for patient had spasmodic torticollis with laterocollis of neck.

  • PDF

A Study on the Data Transmission line of communication system (통신시스템의 데이터 전송선로에 대한 연구)

  • Kim Soke-Hwan;Lee Kyeu-jung;Hur Chang-wu
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.9 no.6
    • /
    • pp.1277-1281
    • /
    • 2005
  • FPGA has been widely used in communication system. In this paper, we made 10 layers PCB on protection of signal noise and data lose with FPGA. We analyzed about change of the data transmission speed and length according to input frequency. The length of transmission line from FPGA's output-pin to output-port on PCB board is 13cm and extended lengths for test are 30cm, 60cm and 10cm. We knew that data can be stably transmitted to 100Mbps at transmission line length of 30cm.

A Protection Ratio with Composite Fade Margin for Detailed Frequency Coordination in Microwave Relay System Network

  • Suh, Kyoung-Whoan
    • Journal of electromagnetic engineering and science
    • /
    • v.7 no.2
    • /
    • pp.83-90
    • /
    • 2007
  • In this paper, the formulation of the protection ratio based upon a composite fade margin and availability is newly presented for the detailed planning of frequency coordination in the microwave relay system network, and computed results for co-channel and adjacent channel protection ratios are illustrated over an actual system with 6.2 GHz. It is shown that the protection ratio to assure a quality of service can be expressed in terms of the composite fade margin, noise-to-interference ratio, net filter discrimination, and system parameters. In addition, the net filter discrimination, depending upon the transmitter spectrum mask and the overall receiver filter characteristic, has been examined to investigate the effect of the adjacent channel protection ratio caused by the adjacent channel interference. Regarding simulated results for 6.2 GHz, 60 km, 64-QAM, and N/I=6 dB at the bit error rate of $10^{-6}$, composite fade margin and co-channel protection ratio yield 25.14 and 50.3 dB, respectively. Also, the net filter discrimination of 26.5 dB and the adjacent channel protection ratio of 23.8 dB are obtained at the first adjacent channel of 30 MHz. The proposed method provides some merits in view of a comprehensive and practical application with more detailed and various system parameters needed to access the criteria for making the proper frequency coordination.

FPGA-Based Implementation of a Practical 8-Bit Microprocessor (FPGA 기반 실용적 마이크로프로세서의 구현)

  • Ahn Jung-Il;Park Sung-Hwan;Kwon Sung-Jae
    • Proceedings of the Korea Society for Industrial Systems Conference
    • /
    • 2006.05a
    • /
    • pp.119-123
    • /
    • 2006
  • 본 논문에서는 마이크로프로세서의 기능을 수행하는 데 필수적이며 사용빈도가 높은 총 64개의 명령어를 정의한 후 이를 처리할 데이터패스를 구성해 스테이트 머쉰으로 제어하는 방식으로 실용적 8비트 마이크로프로세서를 VHDL로 설계를 하고 FPGA로 구현했다. 통상 마이크로프로세서 관련 논문에서는 기능적 시뮬레이션까지만 했거나, 인터럽트 기능이 없든지, 하드웨어로 구현을 하지 않았거나, 또는 개발 관련 내용이 자세히 제시되지 않았었다. 본 논문에서는 데이터 이동, 논리, 가산 연산뿐만 아니라 분기, 점프 연산도 실행할 수 있도록 해 연산 및 제어용도에 적합하도록 하였고, 스택, 외부 인터럽트 기능까지도 지원하도록 해 그 자체로서 완전한 실용적 마이크로프로세서가 되도록 하였다. 또한 프로그램 ROM까지도 칩 안에 넣어 전체 마이크로프로세서를 단일 칩으로 구현하였다. 타이밍 시뮬레이션으로 검증 후 제작 과정을 통해, 설계된 마이크로프로세서가 정상적으로 동작함을 확인하였다. Altera MAX+.PLUS II 통합개발환경 하에서 EP1K50TC144-3 FPGA 칩으로 구현을 하였고 최대 동작주파수는 9.39MHz까지 가능했고 사용한 로직 엘리먼트의 개수는 2813개로서 논리 사용률은 97%이었다.

  • PDF

Construction of Orthogonal Basis Functions with Non-Divergent Barotropic Rossby-Haurwitz Waves

  • Cheong, Hyeong-Bin;Jeong, Hanbyeol;Kim, Wonho
    • Journal of the Korean earth science society
    • /
    • v.35 no.5
    • /
    • pp.333-341
    • /
    • 2014
  • A new set of basis functions was constructed using the Rossby-Haurwitz waves, which are the eigenfunctions of nondivergent barotropic vorticity equations on the sphere. The basis functions were designed to be non-separable, that is, not factored into functions of either the longitude or the latitude. Due to this property, the nodal lines of the functions are aligned neither along with the meridian nor the parallel. The basis functions can be categorized into groups of which members have the same degree or the total wavenumber-like index on the sphere. The orthonormality of the basis functions were found to be close to the machine roundoffs, giving the error of $O(10^{-15})$ or $O(10^{-16})$ for double-precision computation (64 bit arithmetic). It was demonstrated through time-stepping procedure that the basis functions were also the eigenfunctions of the non-divergent barotropic vorticity equations. The projection of the basis functions was carried out onto the low-resolution geopotential field of Gaussian bell, and compared with the theory. The same projections were performed for the observed atmospheric-geopotential height field of 500 hPa surface to demonstrate decomposition into the fields that contain disturbance of certain range of horizontal scales. The usefulness of the new basis functions was thus addressed for application to the eigenmode analysis of the atmospheric motions on the global domain.

Abbreviated ID Allocation Method for Efficient Data Forwarding of IoT Devices (사물인터넷 장치의 효율적인 데이터 전달을 위한 축약 ID 기법)

  • Son, Sanghyun;Jung, Yeonsu;Park, Heejin;Baek, Yunju
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2016.05a
    • /
    • pp.230-231
    • /
    • 2016
  • Era of Internet of Things was opened according to developing wireless communication technology and highly integrated electronic devices. A variety of devices that are applied to the IoT have limited power and communication performance. Thus, there is a need for efficient data transfer for the connection of each device and the Internet. In this paper, we proposed an abbreviated ID allocation method to improve the efficiency of communication in the IoT based multi-hop communication environment.

  • PDF

An Efficient Hardware Implementation of AES Rijndael Block Cipher Algorithm (AES Rijndael 블록 암호 알고리듬의 효율적인 하드웨어 구현)

  • 안하기;신경욱
    • Journal of the Korea Institute of Information Security & Cryptology
    • /
    • v.12 no.2
    • /
    • pp.53-64
    • /
    • 2002
  • This paper describes a design of cryptographic processor that implements the AES (Advanced Encryption Standard) block cipher algorithm, "Rijndael". An iterative looping architecture using a single round block is adopted to minimize the hardware required. To achieve high throughput rate, a sub-pipeline stage is added by dividing the round function into two blocks, resulting that the second half of current round function and the first half of next round function are being simultaneously operated. The round block is implemented using 32-bit data path, so each sub-pipeline stage is executed for four clock cycles. The S-box, which is the dominant element of the round block in terms of required hardware resources, is designed using arithmetic circuit computing multiplicative inverse in GF($2^8$) rather than look-up table method, so that encryption and decryption can share the S-boxes. The round keys are generated by on-the-fly key scheduler. The crypto-processor designed in Verilog-HDL and synthesized using 0.25-$\mu\textrm{m}$ CMOS cell library consists of about 23,000 gates. Simulation results show that the critical path delay is about 8-ns and it can operate up to 120-MHz clock Sequency at 2.5-V supply. The designed core was verified using Xilinx FPGA board and test system.

Radiation-hardened-by-design preamplifier with binary weighted current source for radiation detector

  • Minuk Seung;Jong-Gyun Choi ;Woo-young Choi;Inyong Kwon
    • Nuclear Engineering and Technology
    • /
    • v.56 no.1
    • /
    • pp.189-194
    • /
    • 2024
  • This paper presents a radiation-hardened-by-design preamplifier that utilizes a self-compensation technique with a charge-sensitive amplifier (CSA) and replica for total ionizing dose (TID) effects. The CSA consists of an operational amplifier (OPAMP) with a 6-bit binary weighted current source (BWCS) and feedback network. The replica circuit is utilized to compensate for the TID effects of the CSA. Two comparators can detect the operating point of the replica OPAMP and generate appropriate signals to control the switches of the BWCS. The proposed preamplifier was fabricated using a general-purpose complementary metal-oxide-silicon field effect transistor 0.18 ㎛ process and verified through a test up to 230 kGy (SiO2) at a rate of 10.46 kGy (SiO2)/h. The code of the BWCS control circuit varied with the total radiation dose. During the verification test, the initial value of the digital code was 39, and a final value of 30 was observed. Furthermore, the preamplifier output exhibited a maximum variation error of 2.39%, while the maximum rise-time error was 1.96%. A minimum signal-to-noise ratio of 49.64 dB was measured.

ATM Cell Encipherment Method using Rijndael Algorithm in Physical Layer (Rijndael 알고리즘을 이용한 물리 계층 ATM 셀 보안 기법)

  • Im Sung-Yeal;Chung Ki-Dong
    • The KIPS Transactions:PartC
    • /
    • v.13C no.1 s.104
    • /
    • pp.83-94
    • /
    • 2006
  • This paper describes ATM cell encipherment method using Rijndael Algorithm adopted as an AES(Advanced Encryption Standard) by NIST in 2001. ISO 9160 describes the requirement of physical layer data processing in encryption/decryption. For the description of ATM cell encipherment method, we implemented ATM data encipherment equipment which satisfies the requirements of ISO 9160, and verified the encipherment/decipherment processing at ATM STM-1 rate(155.52Mbps). The DES algorithm can process data in the block size of 64 bits and its key length is 64 bits, but the Rijndael algorithm can process data in the block size of 128 bits and the key length of 128, 192, or 256 bits selectively. So it is more flexible in high bit rate data processing and stronger in encription strength than DES. For tile real time encryption of high bit rate data stream. Rijndael algorithm was implemented in FPGA in this experiment. The boundary of serial UNI cell was detected by the CRC method, and in the case of user data cell the payload of 48 octets (384 bits) is converted in parallel and transferred to 3 Rijndael encipherment module in the block size of 128 bits individually. After completion of encryption, the header stored in buffer is attached to the enciphered payload and retransmitted in the format of cell. At the receiving end, the boundary of ceil is detected by the CRC method and the payload type is decided. n the payload type is the user data cell, the payload of the cell is transferred to the 3-Rijndael decryption module in the block sire of 128 bits for decryption of data. And in the case of maintenance cell, the payload is extracted without decryption processing.

Statistical Estimate and Prediction Values with Reference to Chronological Change of Body Height and Weight in Korean Youth (한국인 청소년 신장과 체중의 시대적 변천에 따른 통계학적 추정치에 관한 연구)

  • 강동석;성웅현;윤태영;최중명;박순영
    • Korean Journal of Health Education and Promotion
    • /
    • v.13 no.2
    • /
    • pp.130-166
    • /
    • 1996
  • As compared with body height and body weight by ages and sexes, by means of the data reported under other researchers from 1967 to 1994 for 33 years, this study obtained the estimate value of body height and body weight by ages and sexes for the same period, and figured out prediction value of body height and body weight in the ages of between 6 and 14 from 1995 to 2000. These surveys and measurements took for one year from October 1st 1994 to September 30th. As shown in the 〈Table 1〉, in order to calculate the establishment, estimate value and prediction value of the chronological regression model of body height and body weight, by well-grounded 17 representative research papers, this research statistically tested propriety of liner regression model by the residual analysis in advance of being reconciled to simple liner regression model by the autonomous variable-year and the subordinate variable-body weight and measured prediction value, theoretical value from 1962 to 1994 by means of 2nd or 3rd polynomial regression model, with this redult did prediction value from 1995 to 2000. 1. Chronological Change of Body Height and Body Weight The analysis result from regression model of the chronological body height and body weight for the aged 6 - 16 in both sexes ranging from 1962 to 1994, corned from the 〈Table 2-20〉. On the one hand, the measurement value of respective researchers had a bit changes by ages with age growing, but the other hand, theoretical value, prediction value showed the regular increase by the stages and all values indicated a straight line on growth and development with age growing. That is, in case of the aged 6, males had 109.93cm in 1962 and females 108.93cm, but we found the increase that males had 1I8.0cm, females 1I3.9cm. In theoretical value, prediction value, males showed the increase from 109.88cm to 1I7.89cm and females from 109.27cm to 1I5.64cm respectively. There was the same inclination toward all ages. 2. Comparision to Measurement Value and Prediction Value of Body Height and Body Weight in 1994 As shown in the 〈Table 21〉, in case of body height, measurement value and prediction value of body height and body weight by ages and sexes almost showed the similiar inclination and poor grade, in case of body weight, prediction value in males had a bit low value by all ages, and prediction value in females had a high value in adolescence, to the contrary, a low value in adult. 3. Prediction Value of Body Height and Body Weight from 1995 to 2000 This research showed that body height and body weight remarkably increased in adolescence but slowly in adult. This study represented that Korean physique was on the increase and must be measured continually hereafter.

  • PDF