• Title/Summary/Keyword: 5.25-GHz

Search Result 451, Processing Time 0.023 seconds

Low Temperature Sintering and Dielectric Properties of BiNbO4 and ZnNb2O6 Ceramics with Zinc Borosilicate Glass

  • Kim, Kwan-Soo;Kim, Shin;Yoon, Sang-Ok;Park, Jong-Guk
    • Transactions on Electrical and Electronic Materials
    • /
    • v.8 no.5
    • /
    • pp.201-205
    • /
    • 2007
  • Low temperature sintering behavior and microwave dielectric properties of the $BiNbO_{4^-}$ and the $ZnNb_2O_{6^-}zinc$ borosilicate glass(ZBS) systems were investigated with a view to applying the composition to LTCC technology. The addition of $10{\sim}30$ wt% ZBS in both systems ensured successful sintering below $900^{\circ}C$. For the $BiNbO_{4^-}ZBS$ system, the sintering was completed when 15 wt% ZBS was added whereas 25 wt% ZBS was necessary for the $ZnNb_2O_{6^-}zinc$ system. Secondary phase was not observed in the $BiNbO_{4^-}ZBS$ system but a small amount of $ZnNb_2O_6$ with the willemite structure as the secondary phase was observed in the $ZnNb_2O_{6^-}ZBS$ system. In terms of dielectric properties, the application of the $BiNbO_{4^-}$ and the $ZnNb_2O_{6^-}ZBS$ systems sintered at $900^{\circ}C$ to LTCC were shown to be appropriate; $BiNbO_{4^-}15$ wt% ZBS($\varepsilon_r=25,\;Q{\times}f\;value=3,700GHz,\;\tau_f=-32ppm/^{\circ}C$) and $ZnNb_2O_{6^-}25$ wt% ZBS($\varepsilon_r=15.8,\;Q{\times}f\;value=5,400GHz,\;\tau_f=-98ppm/^{\circ}C$).

The structural and Microwave Dielectric Properties of (1-x)Ba($Mg_{1/3}Ta_{2/3})O_3$-xBa($Co_{1/3}Nb_{2/3})O_3$(x=0.25~0.5) Ceramics ((1-x)Ba($Mg_{1/3}Ta_{2/3})O_3$-xBa($Co_{1/3}Nb_{2/3})O_3$(x=0.25~0.5) 세라믹스의 구조 및 마이크로파 유전특성)

  • 황태광;최의선;임인호;이영희
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.14 no.3
    • /
    • pp.197-201
    • /
    • 2001
  • The microwave dielectric properties of (1-x)Ba(Mg$_{1}$3/Ta$_{2}$3/)O$_3$-xBa(Co$_{1}$3/Nb$_{2}$3)O$_3$(x=0.25~0.5) ceramics depending on the Ba(Co$_{1}$3/Nb$_{2}$3/)O$_3$[BCN] contents and the possibility of application as a microwave dielectric resonator were investigated. The specimens were prepared by he conventional mixed oxide method using there sintering temperature of 1575$^{\circ}C$. It was found that Ba(Mg$_{1}$3/Ta$_{2}$3/)O$_3$[BMT] and BCN formed a solid solution with complex perovskite structure. As the mole fraction of BCN increased, dielectric constant increased while temperature coefficient of resonant frequency decreased. The highest value of quality factor, Qxf$_{0}$=138,205GHz, obtained in the sample of 0.9BMT-0.1BCN ceramics. In the range of x$\geq$0.4, the dielectric constant was about 30. The 0.55BMT-0.45BCN ceramics showed excellent microwave dielectric properties with $\varepsilon$$_{r}$=30.84, Qxf$_{0}$=75,325GHz and $\tau$$_{f}$=2.9015ppm/$^{\circ}C$.EX>.EX>.

  • PDF

Two Stage CMOS Class E RF Power Amplifier (2단 CMOS Class E RF 전력증폭기)

  • 최혁환;김성우;임채성;오현숙;권태하
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.7 no.1
    • /
    • pp.114-121
    • /
    • 2003
  • In this paper, low voltage and two stage CMOS Class E RF power amplifier for ISM(Industrial/Scientific/Medical) Open Band is presented. The power amplifier operates at 2.4GHz frequency, and is designed and simulated with a 0.35um CMOS technology and HSPICE simulator. The power amplifier is simple structure of two stage Class E power amplifier. The design procedure determing matching network was presented. The power amplifier is composed of input stage matching network, preamplifier, interstage matching network, power amplifier, and output stage matching network. The matching networks of input stage and interstage were constituted by pi($\pi$) type and L type respectively. At 2.4GHz operating frequency, and with a 2.5V supply voltage, the power amplifier delivers 23dBm output power to a 50${\Omega}$ load with 39% power added efficiency(PAE).

The Properties on Ceramic/glass Composites of SiO2-B2O3-R(CaO, BaO, ZnO, Bi2O3 Borosilicate Glass System for Low Temperature Ceramics (저온 소결 세라믹스용 SiO2-B2O3-R(CaO, BaO, ZnO, Bi2O3 붕규산염계 세라믹/유리 복합체의 특성)

  • Kim, Kwan-Soo;Yoon, Sang-Ok;Shim, Sang-Heung;Park, Jong-Guk
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.20 no.1
    • /
    • pp.19-24
    • /
    • 2007
  • The effects of $B_2O_3-SiO_2-R(R;CaO,\;BaO,\;ZnO,\;Bi_2O_3)$ borosilicate glass system on the sintering behavior and microwave dielectric properties of ceramic/glass composites were investigated as functions of modifier, glass addition ($30{\sim}50\;vol%$) and sintering temperature ($500{\sim}900^{\circ}C$ for 2 hrs). The addition of 50 and 45 vol% glass ensured successful sintering below $900^{\circ}C$. Sintering characteristics of the composites were well described in terms of modifier. Borosilicate glass enhanced the reaction with $Al_{2}O_{3}$ to form pores, second phases and liquid phases, which was responsible to component of modifier. Dielectric constant (${\varepsilon}_{r},\;Q{\times}f_{o}$) and temperature coefficient of resonant frequency (${\tau}_{f}$) of the composite with 50 and 45 vol% glass contents($B_{2}O_{3}:SiO_{2}:R=25:10:65$) demonstrated A-CaBS(7.8, 2,560 GHz, -81ppm/$^{\circ}C$), A-BaBs(5.8, 3.130 GHz, -64 ppm/$^{\circ}C$), A-ZnBS(5.7, 17,800 GHz, -21 ppm/$^{\circ}C$), A-BiBs(45 vol% glass in total)(8.3, 2,700 GHz, -45 ppm/$^{\circ}C$) which is applicable to substrate requiring an low dielectric properties.

Design of a CMOS PLL with a Current Pumping Algorithm for Clock Syncronization (전류펌핑 알고리즘을 이용한 클락 동기용 CMOS PLL 설계)

  • 성혁준;윤광섭;강진구
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.25 no.1B
    • /
    • pp.183-192
    • /
    • 2000
  • In this paper, the dual looped CMOS PLL with 3-250MHz input locking range at a single 13.3V is designed. This paper proposed a new PLL architecture with a current pumping algorithm to improve voltage-to-frequencylinearity of VCO(Voltage Controlled Oscillator). The designed VCO operates at a wide frequency range of75.8MHz-lGHz with a high linearity. Also, PFD(Phase frequency Detector) circuit preventing voltage fluctuation of the charge pump with loop filter circuit under the locked condition is designed. The simulation results of the PLL using 0.6 um N-well single poly triple metal CMOS technology illustrate a locking time of 3.5 us, a power dissipation of 92mW at 1GHz operating frequency with 125MHz of input frequency. Measured results show that the phase noise of VCO with V-I converter is -100.3dBc/Hz at a 100kHz offset frequency.

  • PDF

Development of EM Wave Absorber for Countermeasure against EM Wave Environment of 2.4 GHz Wireless LAN (2.4 GHz 무선LAN 전자파 환경대책용 전파흡수체 개발)

  • Yoon, Sang-Gil;Kim, Dae-Hun;Park, Soo-Hoon;Kim, Dong-Il
    • Journal of Navigation and Port Research
    • /
    • v.33 no.3
    • /
    • pp.193-197
    • /
    • 2009
  • In this paper, the EM wave absorber was designed and fabricated for improvement of Wireless LAN environment at 2.4 GHz. We fabricated several samples in different composition ratios of Sendust and CPE(Chlorinated Polyethylene). Absorption abilities were simulated in accordance with different thicknesses of the prepared absorbers and changed complex relative permittivity and permeability due to composition ratio. The mixing ratio of Sendust and CPE was searched as 80: 20 wt.% by experiments and simulation Then the EM wave absorber was fabricated and tested using the simulated data. As a result, the EM wave absorber was fabricated based on simulated data. Simulated and measured results agreed well. As a result, the developed EM wave absorber with thickness of 3.25 mm has absorption ability of 19 dB at 2.4 GHz.

Standardization of the Wireless ATM (무선 ATM 프로토콜의 표준화)

  • Jeong, Hae-Won;Gang, Hun;Jo, Seong-Jun
    • Electronics and Telecommunications Trends
    • /
    • v.12 no.5 s.47
    • /
    • pp.1-13
    • /
    • 1997
  • 본 논문은 '96년 6월부터 ATM Forum에서 표준화가 진행되고 있는 무선 ATM에 대한 각 계층의 역할과 앞으로의 추진 방향 등에 대한 요약이다. 또한 표준화 작업을 위하여 기고된 기술 문서와 현재 국책사업으로 연구 개발 중인 ATM LAN을 토대로 하여 5 GHz 주파수대에서 25 Mbps 전송 속도로 운용되는 무선 ATM LAN에 대한 설계 예를 제시한다.

Design of a Microwave PIN Diode 4-bit Phase Shifter (초고주파 PIN 다이오드 4-bit 변위기의 구현)

  • 노태문;김찬홍;전중창;박위상;김범만
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.31A no.6
    • /
    • pp.45-52
    • /
    • 1994
  • A microwave PIN diode 4-bit phase shifter is designed in X-band. A loaded-line type is used for the 22.5$^{\circ}$ and 45$^{\circ}$ bits, and a switched-line type for the 90$^{\circ}$and 180$^{\circ}$bits. The measured results show that the phase error and average insertion loss are less than $\pm$5.4$^{\circ}$and 7.2dB, respectively, over a 9.75~10.25GHz frequency band.

  • PDF

Design of Frequency Synthesizer using Novel Architecture Programmable Frequency Divider (새로운 구조의 프로그램어블 주파수 분주기를 사용한 주파수 합성기 설계)

  • 김태엽;박수양;손상희
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.27 no.5C
    • /
    • pp.500-505
    • /
    • 2002
  • In this paper, a novel architecture of programmable divider with fifty percent duty cycle output and programmable dividing number has been proposed. Through HSPICE simulation, a 900MHz frequency synthesizer with proposed frequency divider has designed in a standard 0.25$\mu\textrm{m}$ CMOS technology. To verify the operation of proposed frequency divider, a chip had been fabricated using 0.65$\mu\textrm{m}$ 2-poly, 3-metal standard CMOS processing and experimental result shows that the proposed frequency divider works well. The designed voltage controlled oscillator(VCO) has a center frequency of 900MHz, a tuning range of ${\pm}$10%, and a gain of 154MHz/V. The simulated frequency synthesizer performance has a settling time of 1.5${\mu}\textrm{s}$, a frequency range from 820MHz to 1GHz and power consumption of 70mW at 2.5V power supply voltage.

Study on the Development of Linearity of Broad-Band SDLVA Using Clamping Op-Amp (Clamping Op-Amp를 이용한 광대역 로그 비디오 증폭기의 선형성 개선에 관한 연구)

  • Park, Jong-Sul;Kim, Jong-Geon;Kim, Jum-Sik
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.22 no.6
    • /
    • pp.641-647
    • /
    • 2011
  • This paper describes a design and fabrication of SDLVA. The SDLVA operates 0.5~2.0 GHz with -70~0 dBm dynamic range. The SDLVA is consisted of 5-stage RF block, 2-stage detector block and summation circuit using clamping op-amp to improve video linearity. The result of measure, SDLVA of RF path has over 73 dB small-signal gain and 10.1~12.2 dBm saturation power. The video path has 25 mV/ dB${\pm}$1.0 mV and under ${\pm}$1.5 dB video linearity.