• Title/Summary/Keyword: 칩 형태

Search Result 311, Processing Time 0.025 seconds

Physical Properties of Recycled Sidewalk Pavement Using Wood Chip (Wood Chip을 사용한 자원순환형 보도 포장체의 물성에 관한 연구)

  • Yu, Hyeok-Jin;Choi, Jae-Jin
    • Journal of the Korean Recycled Construction Resources Institute
    • /
    • v.5 no.2
    • /
    • pp.91-96
    • /
    • 2010
  • The purpose of this study is to find problems about pedestrian road of tourist resort and to make new type of sidewalk pavement with wood chip and binder using urethane resin on the parks and tourist resort. The wood chip pavement has new economics and durability with comfortable texture. Samples of these pavement materials were tested for tensile strength, permeability and ball rebound value. Also, after immersion for 24 hours, tensile strength, samples' thickness and weight were measured and discussed the strength reduction according to the water immersion. Tensile strength experimentation was examined on dry condition and water immersion. The result of examination on dry condition was 1.06MPa and on water immersion was 0.67MPa. The results showed 36.8% decreasing rate of tensile strength. Permeability experiment test based on field permeability method of pavement were conducted as a result, permeability coefficients were in the range of 0.67~0.78mm/s that all exceeds object permeability coefficient. Elasticity experiment was based on elasticity test method of Japan road association. GB coefficient was 21% and SB coefficient was 10%. GB coefficient and SB coefficient increased if fine aggregate were increased.

  • PDF

Design of Low-Area and Low-Power 1-kbit EEPROM (저면적.저전력 1Kb EEPROM 설계)

  • Yu, Yi-Ning;Yang, Hui-Ling;Jin, Li-Yan;Jang, Ji-Hye;Ha, Pan-Bong;Kim, Young-Hee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.15 no.4
    • /
    • pp.913-920
    • /
    • 2011
  • In this paper, a logic process based 1-kbit EEPROM IP for RFID tag chips of 900MHz is designed. The cell array of the designed 1-kbit EEPROM IP is arranged in a form of four blocks of 16 rows x 16 columns, that is in a two-dimensional arrangement of one-word EEPROM phantom cells. We can reduce the IP size by making four memory blocks share CG (control gate) and TG (tunnel gate) driver circuits. We propose a TG switch circuit to supply respective TG bias voltages according to operational modes and to keep voltages between devices within 5.5V in terms of reliability in order to share the TG driver circuit. Also, we can reduce the power consumption in the read mode by using a partial activation method to activate just one of four memory blocks. Furthermore, we can reduce the access time by making BL (bit line) switching times faster in the read mode from reduced number of cells connected to each column. We design and compare two 1-kbit EEPROM IPs, two blocks of 32 rows ${\times}$ 16 columns and four blocks of 16 rows ${\times}$ 16 columns, which use Tower's $0.18{\mu}m$ CMOS process. The four-block IP is smaller by 11.9% in the layout size and by 51% in the power consumption in the read mode than the two-block counterpart.

Design of Microstrip Patch Antenna using Inset-Fed Layered for Metallic Object in u-Port (U-항만 환경에서 금속부착을 위한 인셋 급전 마이크로패치 안테나 설계)

  • Choi, Yong-Seok;Seong, Hyeon-Kyeong
    • Journal of Satellite, Information and Communications
    • /
    • v.10 no.2
    • /
    • pp.80-85
    • /
    • 2015
  • In this paper, we present, an indstrial RFID layered microstrip patch antenna is designed using an inset feed method in order to improve recognition rates in a long distance as tags are attached to metal object by improving a problem of feeding power in fabricating metal tags and reducing effects of metallic object. The inset feed shows a distinctive characteristic that has no separation between emitters and feed lines differing from a structure with the conventional inductive coupling feed. This structure makes possible to produce a type that presents a low antenna height and enables impedance coupling for tag chips. Although it shows a difficulty in the impedance coupling due to increases in the parasite capacitance between a ground plane and an emitter in an antenna according to decreases in the height of a tag antenna, it may become a merit in designing the tag antenna because the antenna impedance can be determined as an inductive manner if a shorted structure is used for feeding power. Therefore, in this paper the microstrip patch antenna is designed as a modified type and applies the inset feed in order to reduce effects of metallic objects where the antenna is be attached. Also, the antenna uses a multi-layer structure that includes a metal plate between radiator and ground instead of using a single layer.

금 나노로드 어레이 박막을 이용한 광학형 바이오 센서 개발

  • Yeom, Se-Hyeok;Lee, Dong-Ik;Sin, Han-Jae;Seo, Chang-Taek
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2014.02a
    • /
    • pp.436-436
    • /
    • 2014
  • 본 연구에서는 전 세계적으로 활발히 연구되고 있는 나노바이오센서 분야 중 가장 주목을 받고 있는 LSPR 원리를 이용한 바이오센서를 제작하였다. 금속 나노입자의 국소 표면 플라즈몬 공명현상에 의한 주위환경에 민감하게 반응하는 특성은 고감도 광학형 바이오센서, 화학물질 검출 센서등에 응용된다. 특히 금 나노막대와 같은 1차 나노구조물은 나노막대의 주변 환경 변화에 따라 뚜렷한 플라즈몬 흡수 밴드 변화를 나타냄으로 센서로 적용 했을 때 고감도의 측정이 가능하다. 본 연구에서는 다공성인 알루미늄 양극산화 박막 주형틀을 이용하여 다양한 종횡비를 가지는 금 나노막대를 합성하고, 나노막대 어레이 형태의 박막을 제작하였다. 금 나노막대의 합성은 알루미늄 양극산화막을 사용한 주형제조 방법(template method)을 사용하는 전기화학 증착법을 사용하였다. 우선 부도체인 알루미늄 양극 산화막의 한쪽면을 열증착 장비를 사용하여 금을 증착하여 작업 전극(working electrode)을 형성하였다. 백금 선(platinum wire)을 보조 전극(counter electrode)으로 사용하고 Ag/AgCl 전극을 기준 전극(reference electrode)으로 사용하여 삼전극계(three-electrode system)를 형성하였으며, 금 도금 용액(orotemp 24 gold plating solution, TECHNIC INC.)을 사용하여, 800 mV 전압에서 금 나노 막대를 합성하였다. 금 나노막대의 길이는 테플론 챔버를 통과한 전하량 또는 전기 증착 시간에 비례하여 결정된다. 금 나노막대를 성장시킨 알루미늄 양극산화막을 실리콘 웨이퍼에 은 페이스트를 사용하여 고정시킨 후 수산화나트륨 (NaOH)용액을 사용하여 알루미늄 양극산화막을 녹여내어 수직방향으로 정렬되어 있는 나노 막대 어레이 박막을 제조 하였다. 또한 제작된 금 나노막대 어레이의 광학적 특성을 평가하였다. 본 연구에서와 같이 나노막대를 직경방향으로 측정할 경우, 직경방향의 transverse mode만 측정된다. 금 나노 막대가 알루미늄 양극산화막 안에 포함된 상태로 측정된 금 나노로드 어레이 박막의 광 스펙트럼 분포는 금 나노막대의 가시광영역에서의 흡수 스펙트럼을 측정하였을시 직경 및 길이에 따라 transverse mode의 ${\lambda}$ max (최대 흡광)의 위치가 변화됨을 나타낸다. 실험 결과를 바탕으로 나노막대의 종횡비가 증가함에 따라 흡수 스펙트럼의 transverse mode ${\lambda}$ max가 미약하게 단파장 영역으로 이동하는 것을 확인할 수 있다. 이러한 결과는 원기둥 형태의 금 나노막대의 흡수 스펙트럼에 대한 이론적인 예측과 부합한다. 바이오센서로의 적용 가능성을 확인하기 위하여 자기조립단분자막을 형성하여 항체를 고정하고 CRP에 대한 응답특성을 평가하였다. CRP 항원-항체의 면역반응에 대한 실험 결과 CRP 항원의 농도가 증가함에 따라 넓은 측정범위에서 선형적으로 흡광도가 증가하는 결과를 나타내었으며, CRP 10 fg/ml의 농도까지 검출할 수 있었다. 센서의 선택성을 확인하기 위하여 감지하고자하는 대상물질이 아닌 Tn T 항원을 감지막에 반응시켜 흡광도 변화를 분석하였다. 결과적으로 제작된 센서칩은 선택성을 가지고 측정하고자하는 물질에만 반응함을 확인하였다. 이러한 결과는 다양한 직경을 사용한 부가적인 LSPR현상의 연구에 활용될 수 있을 것이다.

  • PDF

An Investigation into the Release of Chemical Oxygen Demand in Organic Filter Media (유기성 여재로부터 화학적 산소요구량 물질의 방출에 관한 연구)

  • Guerra, Heidi B.;Kim, Youngchul
    • Journal of Wetlands Research
    • /
    • v.22 no.3
    • /
    • pp.171-177
    • /
    • 2020
  • To improve the nitrogen reduction capability of stormwater treatment systems subjected to intermittent saturation, organic materials are often added as filter media. However, these materials can be an additional source of organic carbon and increase the chemical oxygen demand (COD) in the outflow. In this study, different types of organic filter media were subjected to a batch leaching test to observe and quantify the release of COD. Results reveal that the initial pH of the tap water used for soaking which is 7.5-7.7 is conducive to the release of organics from the media to the leachate. The highest amount of COD released was observed in yard clippings and woodchip followed by compost and bark mulch. The leaching of organics also increased as the size of the media decreases due to higher surface area per volume. In addition, empirical regression analysis predicted that COD from these organic media will be exhausted from the material in 3-5 months to up to 26 months depending on the type of media. The results of this study can serve as a guide in estimating the potential release of COD in organic media in order to ensure their safe application in stormwater treatment facilities.

A Study of a Module of Wrist Direction Recognition using EMG Signals (근전도를 이용한 손목방향인식 모듈에 관한 연구)

  • Lee, C.H.;Kang, S.I.;Bae, S.H.;Kwon, J.W.;LEE, D.H.
    • Journal of rehabilitation welfare engineering & assistive technology
    • /
    • v.7 no.1
    • /
    • pp.51-58
    • /
    • 2013
  • As it is changing into aging society, rehabilitation, welfare and sports industry markets are being expanded fast. Especially, the field of vital signals interface to control welfare instruments like wheelchair, rehabilitation ones like an artificial arm and leg and general electronic ones is a new technology field in the future. Also, this technology can help not only the handicapped, the old and the weak and the rehabilitation patients but also the general public in various application field. The commercial bio-signal measurement instruments and interface systems are complicated, expensive and large-scaled. So, there are a lot of limitations for using in real life with ease. this thesis proposes a wireless transmission interface system that uses EMG(electromyogram) signals and a control module to manipulate hardware systems with portable size. We have designed a hardware module that receives the EMG signals occurring at the time of wrist movement and eliminated noises with filter and amplified the signals effectively. DSP(Digital Signal Processor) chip of TMS320F2808 which was supplied from TI company was used for converting into digital signals from measured EMG signals and digital filtering. We also have used PCA(Principal Component Analysis) technique and classified into four motions which have right, left, up and down direction. This data was transmitted by wireless module in order to display at PC monitor. As a result, the developed system obtains recognition success ratio above 85% for four different motions. If the recognition ratio will be increased with more experiments. this implemented system using EMG wrist direction signals could be used to control various hardware systems.

  • PDF

Generation of Testability on High Density /Speed ATM MCM and Its Library Build-up using BCB Thin Film Substrate (고속/고집적 ATM Switching MCM 구현을 위한 설계 Library 구축 밀 시험성 확보)

  • 김승곤;지성근;우준환;임성완
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.6 no.2
    • /
    • pp.37-43
    • /
    • 1999
  • Modules of the system that requires large capacity and high-speed information processing are implemented in the form of MCM that allows high-speed data processing, high density circuit integration and widely applied to such fields as ATM, GPS and PCS. Hence we developed the ATM switching module that is consisted of three chips and 2.48 Gbps data throughput, in the form of 10 multi-layer by Cu/Photo-BCB and 491pin PBGA which size is $48 \times 48 \textrm {mm}^2$. hnologies required for the development of the MCM includes extracting parameters for designing the substrate/package through the interconnect characterization to implement the high-speed characteristics, thermal management at the high-density MCM, and the generation of the testability that is one of the most difficult issues for developing the MCM. For the development of the ATM Switching MCM, we extracted signaling delay, via characteristics and crosstalk parameters through the interconnect characterization on the MCM-D. For the thermal management of 15.6 Watt under the high-density structure, we carried out the thermal analysis. formed 1.108 thermal vias through the substrate, and performed heat-proofing processing for the entire package so that it can keep the temperature less than $85^{\circ}C$. Lastly, in order to ensure the testability, we verified the substrate through fine pitch probing and applied the Boundary Scan Test (BST) for verifying the complex packaging/assembling processes, through which we developed an efficient and cost-effective product.

  • PDF

Glucocorticoid Regulation of Gene Expression in Hippocampal CA3 and Dentate Gyrus (글루코코티코이드 호르몬에 의한 뇌해마의 CA와 Dentate Gyrus 부분의 유전자 발현 변화)

  • Kim, Dong-Sub;Ahn, Soon-Cheol;Kim, Young-Jin;Park, Byoung-Keun;Ahn, Yong-Tae;Kim, Ji-Youn;Kyoji, Morita;Her, Song
    • Journal of Life Science
    • /
    • v.17 no.3 s.83
    • /
    • pp.305-311
    • /
    • 2007
  • Glucocorticoids (GCs) alter metabolism, synaptogenesis, apoptosis, neurogenesis, and dendritic morphology in the hippocampus. To better understand how glucocorticoids regulate these aspects of hippocampal biology, we studied gene expression patterns in the CA3 (Hippocampal pyramidal cell field CA3) and dentate gyrus (DG). Litter-matched Lewis inbred rats treated for 20 days with either 9.5 mg per day sustained-release corticosterone or placebo pellets were compared with high-density oligonucleotide microarray analysis (Rat Neurobiology U34 Arrays, Affymetrix). In placebo-treated rats, 32 genes were expressed at greater levels in CA3 than DG, whereas 3 genes were expressed at great levels in DC than CA3. Regional differences were also apparent in corticosterone-induced changes in the hippocampal transcriptome. Six genes in CA3 and 41 genes in DC were differentially regulated by corticosterone. As per the glucocorticoid effects on gene transcription in the brain, forty three of these genes were upregulated, and 4 genes were downregulated. Genes differentially expressed in hippocampus included those for 13 neurotransmitter proteins, 5 ion channel related proteins, 4 transcription factors, 3 neurotrophic factors, 1 cytokine, 1 apoptosis related protein, and 5 genes involved in synaptogenesis. Interestingly, GCs can have suppressive effects on brain BDNF mRNA transcription, one of the neurotrophic factors. These results indicate the diversity of targets affected by chronic exposure to corticosterone and highlight important regional differences in hippocampal neurobiology.

A Study on the sludge drying using waste heat of cogeneration plant (열병합발전소 보일러 폐열을 이용한 슬러지 건조 연구)

  • Ryu, Seung-Han;Lee, Sang-Hun;Shin, Dong-Hoon;Park, Jun-Hyung;Jo, Suk-Jin;Kwak, Sung-Sik;Woo, Young-Hoon;Jeon, Jong-Seok
    • Proceedings of the Korean Society of Dyers and Finishers Conference
    • /
    • 2011.11a
    • /
    • pp.60-60
    • /
    • 2011
  • 염색폐수의 정화에는 필연적으로 다량의 슬러지 폐기물이 발생한다. 염색폐수 슬러지는 그간 인근 공해 해상에 투기하는 해양 배출로 저렴하게 처리하였으나, 해양오염을 우려하는 국제협약(1972년 런던협약, 1996년 교토의정서)에 의하여 2008년 8월부터 배출기준이 강화되고 2012년 2월부터는 해양배출이 금지 될 예정이다. 염색폐수 슬러지의 해양 배출이 금지되면 대체 처리방법으로는 지정매립장을 통한 매립처리 방법이나 고온 소각시설에서의 소각처리 방법이 거론되고 있다. 그러나 매립처리는 슬러지 내 함유 수분으로 인한 침출수의 문제와 더불어 장기간 안정적으로 저렴하게 사용할 수 있는 대규모 처분장을 확보하기 어려운 실정이며 소각처리는 슬러지의 높은 함수율로 인해 소각 시보조 연료의 투입이 필연적으로 최근 원유가 급등 등 에너지 비용이 지속적으로 상승함을 고려할 때 소각처리비용 또한 상당한 고가가 될 것으로 예측된다. 이와 같이 슬러지 해양배출이 금지되면 섬유 염색업체들은 많은 환경비용 부담을 안을 것이다. 본 연구에서는 대규모 염색산업단지 공동폐수처리장에서 발생하는 염색폐수 슬러지의 효율적인 건조를 위해 산업단지 내의 열병합발전소에서 발생하는 보일러 폐열을 이용하였으며, 조건 특성 및 효율을 파악하기 위해 보일러 폐열의 특성을 고려하여 슬러지 두께 및 체류시간 등 건조공정 운영조건에 따른 변수별 연구를 수행하였다. 열병합발전소 보일러에서 배출되는 폐열은 온도가 $150^{\circ}C$ 정도로 기존의 슬러지 건조에서는 사용되는 $700^{\circ}C$에 비해서는 매우 저온이다. 하지만 보일러 배가스의 경우, 온도에 비해 많은 풍량을 가지고 있으므로 열량으로 환산시 충분히 가치가 있는 것으로 조사되었다. 염색폐수 슬러지의 경우, 함수율 70% 이내의 탈수 Cake 형태이므로 두께가 두꺼울수록 건조효율이 감소하였으며, 체류시간이 길어질수록 건조효율은 증가하나 20mm 이상에서는 건조효율이 급격히감소하였다. 이를 바탕으로 5톤/일 규모 슬러지 건조 Pilot Plant를 제작하여 운영하였는데, 염색폐수슬러지의 투입공정에서 슬러지와 열풍의 접촉면적을 넓혀 건조효율을 높이기 위하여 슬러지를 압출노즐을 이용하여 슬라이스 칩 형태로 제조하여 건조공정에 투입하였으며, 건조실 내에서도 건조효율의 상승을 위하여 내부열풍순환팬을 설치하여 운영하였다. Pilot 운영결과, 체류시간 52분에서 슬러지의 함수율은 70%에서 10%이하로 감소하였다.

  • PDF

A 10b 250MS/s $1.8mm^2$ 85mW 0.13um CMOS ADC Based on High-Accuracy Integrated Capacitors (높은 정확도를 가진 집적 커페시터 기반의 10비트 250MS/s $1.8mm^2$ 85mW 0.13un CMOS A/D 변환기)

  • Sa, Doo-Hwan;Choi, Hee-Cheol;Kim, Young-Lok;Lee, Seung-Hoon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.11 s.353
    • /
    • pp.58-68
    • /
    • 2006
  • This work proposes a 10b 250MS/s $1.8mm^2$ 85mW 0.13um CMOS A/D Converter (ADC) for high-performance integrated systems such as next-generation DTV and WLAN simultaneously requiring low voltage, low power, and small area at high speed. The proposed 3-stage pipeline ADC minimizes chip area and power dissipation at the target resolution and sampling rate. The input SHA maintains 10b resolution with either gate-bootstrapped sampling switches or nominal CMOS sampling switches. The SHA and two MDACs based on a conventional 2-stage amplifier employ optimized trans-conductance ratios of two amplifier stages to achieve the required DC gain, bandwidth, and phase margin. The proposed signal insensitive 3-D fully symmetric capacitor layout reduces the device mismatch of two MDACs. The low-noise on-chip current and voltage references can choose optional off-chip voltage references. The prototype ADC is implemented in a 0.13um 1P8M CMOS process. The measured DNL and INL are within 0.24LSB and 0.35LSB while the ADC shows a maximum SNDR of 54dB and 48dB and a maximum SFDR of 67dB and 61dB at 200MS/s and 250MS/s, respectively. The ADC with an active die area of $1.8mm^2$ consumes 85mW at 250MS/s at a 1.2V supply.