• The KIPS Transactions:PartA
• /
• v.14A no.3 s.107
• /
• pp.167-172
• /
• 2007

VM(Virtual Machine) can be considered as a software processor which interprets the machine code. Also, it is considered as a conceptional computer that consists of logical system configuration. But, the execution speed of VM system is much slower than that of a real processor system. So, it is very important to optimize the code for virtual machine to enhance the execution time. Especially the optimizer for a virtual machine code on embedded devices requires the highly efficient performance to the ordinary optimizer in the respect to the optimized ratio about cost. Fundamentally, functions and basic blocks which influence the execution time of virtual machine is found, and then an optimization for them nay get the high efficiency. In this paper, we designed and implemented the optimizer for the virtual(or abstract) machine code(VMC) using profiling. Firstly, we defined the profiling information which is necessary to the optimization of VMC. The information can be obtained from dynamically executing the machine code. And we implemented VMC optimizer using the profiling information. In our implementation, the VMC is SIL(Standard Intermediate Language) that is an intermediate code of EVM(Embedded Virtual Machine). Also, we tried a benchmark test for the VMC optimizer and obtained reasonable results.

• Journal of Intelligence and Information Systems
• /
• v.6 no.2
• /
• pp.41-47
• /
• 2000

Ideograph is a truly unifies data and procedural dependencies. Ideograph can be used to assist various program optimization, such as common expression elimination, code motion, constant folding etc. In this paper, we propose an improved representation of the data and control flow dependencies information for the efficient program execution. In pursuing this goal, we propose a model and in particularly implement a dependency information extractor and information table, which contains data and control flow information per a basic block And then we design and implementation of the optimized abstract syntax tree using Ideograph which has a control flow information and data flow information for source program.

• Journal of the Korea Society of Computer and Information
• /
• v.7 no.4
• /
• pp.115-120
• /
• 2002

This paper presents the implementation of IS-95 CDMA signal processor, baseband and Intermediate Frequency(IF) digital converter using Field Programmable Gate Array(FPGA) and ADC/DAC and frequency up/down converter IS-95 CDMA channel processor is generated the pilot channel signal with short PN code and Walsh-code generator. The digital If is composed of FPGA. digital transmit/receive signal processor and high speed analog-to-digital converter(ADC) and digital-to-analog converter(DAC). The frequency up/down converter consisted of filter, mixer, digital attenuator and PLL is analog conversion between intermediate frequency(IF) and baseband. This implemented system can be deployed in the IS-95 CDMA base station device etc.

• Proceedings of the Korea Information Processing Society Conference
• /
• 2005.05a
• /
• pp.553-556
• /
• 2005

ANSI C 언어는 UNIX 시스템에서 뿐만 아니라 DOS 환경에서 수행되는 C 컴파일러와 각종 지원 도구가 개발되어 보급됨으로써 오늘날 널리 사용되는 범용 프로그래밍 언어 중 하나이다. EVM(Embedded Virtual Machine)은 ANSI C 언어와 SUN사의 Java 언어 등을 모두 수용할 수 있는 임베디드 시스템을 위한 가상 기계이며, SIL(Standard Intermediate Language)은 EVM에서 실행되는 중간언어로 다양한 프로그래밍 언어를 수용하기 위해서 객체지향 언어와 순차적 언어를 모두 수용하기 위한 연산 코드 집합을 갖고 있다. EVM을 위한 ANSI C 컴파일러는 ANSI C 언어를 받아 들여 EVM의 중간 언어인 SIL 코드를 출력한다. ANSI C 컴파일러에서 어휘 분석과 구문 분석 과정에서 인식되는 명칭에 대해서 그 속성들을 수집하고 이용한다. 이 속성들은 명칭이 명시적으로 혹은 묵시적으로 정의되는 곳에서 심벌 테이블에 수집된다. 본 논문에서는 수집된 정보가 올바르게 되었는지 확인하기 위하여 심벌 테이블에 있는 정보를 다시 ANSI C 언어로 복원시키는 역변역기(detranslator)를 구현하였다.

• The Journal of the Acoustical Society of Korea
• /
• v.22 no.6
• /
• pp.434-442
• /
• 2003

Software internationalization, the process of making software easier to localize for specific languages, has deep implications when applied to speech technology, where the goal of the task lies in the very essence of the particular language. A greatdeal of work and fine-tuning has gone into language processing software based on ASCII or a single language, say English, thus making a port to different languages difficult. The inherent identity of a language manifests itself in its lexicon, where its character set, phoneme set, pronunciation rules are revealed. We propose a decomposition of the lexicon building process, into four discrete and sequential steps. For preprocessing to build a lexical model, we translate from specific language code to unicode. (step 1) Transliterating code points from Unicode. (step 2) Phonetically standardizing rules. (step 3) Implementing grapheme to phoneme rules. (step 4) Implementing phonological processes.

• Journal of Internet Computing and Services
• /
• v.2 no.4
• /
• pp.69-81
• /
• 2001

This paper describes a parallel programming environment to help programmer to write parallel programs. Parallel program must be write according to the character of the various hardware or program. So it is difficult for the programs to write the parallel programmer. In this paper, we propose and implement a parallel programming environment using graph type intermediate representation form, and graph user interface is provided for programmer to get parallel programs easily, This parallel environment supports special functions using graph type intermediate representation form. The special functions involve program editing. data dependence analysis, loop transformation. CFG, PDG, HTG. This parallel environment helps users make parallelism and optimization easy through showing the intermediate code with graph.

• The KIPS Transactions:PartA
• /
• v.16A no.4
• /
• pp.245-254
• /
• 2009

With the increasing adoption of embedded processors, the need of developing compilers for the embedded processors with timely manner is also growing. Retargeting has been adopted as a viable approach to constructing new compilers by modifying the back-end of an existing compiler. This paper proposes a test suite generation system for testing retargetable C compilers. The proposed system generates the test suite using the grammar coverage concept. Generally, the size of the test suite satisfying the grammar coverage of the source language is very large. Hence, the proposed system also provides the facility to reduce the size of the test suite. According to the experimental result, the reduced test suite can detect 75% of the compiler faults detected by the original test suite though the size of the reduced test suite is only 10% of that of the original test suite in average. This result indicates that the reduction technique proposed in this paper can be effectively used in the prior phase of the development procedure of the embedded compilers.

• Journal of the Korea Institute of Information Security & Cryptology
• /
• v.23 no.1
• /
• pp.11-18
• /
• 2013

In order to prevent tampering and reverse engineering of executive code, this paper propose a new tamper resistant software mechanism. This paper presents a cryptographic MAC function and a relationship which has its security level derived by the importance of code block instead of by merely getting the encryption and decryption key from the previous block. In this paper, we propose a cryptographic MAC function which generates a dynamic MAC function key instead of the hash function as written in many other papers. In addition, we also propose a relationships having high, medium and low security levels. If any block is determined to have a high security level then that block will be encrypted by the key generated by the related medium security level block. The low security block will be untouched due to efficiency considerations. The MAC function having this dynamic key and block relationship will make analyzing executive code more difficult.

• Journal of Energy Engineering
• /
• v.16 no.3
• /
• pp.103-112
• /
• 2007

Flood issue for nuclear power plants designed and built in 1970 is extremely severe for main steam header compartment and main feedwater line region of intermediate building and lower floor. A calculation for flood level at the main feedwater line isolation compartment is now performing by hand calculation. But, this methodology is quite conservative assumption. The goal of this study was to develop method to analyze flowrate using the RETRAN-3D computer code, and the developed method was applied to flood level analysis following main feedwater line break. As a result of analysis, flood level was low remarkably.

• Journal of the Korea Society of Computer and Information
• /
• v.8 no.4
• /
• pp.63-68
• /
• 2003

Almost the system are usually taken by means of shapes and positions of ridge's end-points and bifurcation in the fingerprint recognition. but we studied about recognition of polluted fingerprint by chain code ridges. the results and sequence of processing are summarized as follows. (1)Capture several kinds of polluted fingerprint image. (2)Preprocessing(median filtering for removing noises, local and global histogram equalization, dilation and erosion, thinning and remove pseudo image), (3)Rebuild ridge line after Least Square Processing, (4)Compute distribution of chain code vector, (5)The results are almost same values of each vector of preprocessed fingerprint images. From the results, we can surmised more successful fingerprints recognition system in combination with other system by singular points