• Title/Summary/Keyword: 전자기법

Search Result 8,217, Processing Time 0.04 seconds

A 1280-RGB $\times$ 800-Dot Driver based on 1:12 MUX for 16M-Color LTPS TFT-LCD Displays (16M-Color LTPS TFT-LCD 디스플레이 응용을 위한 1:12 MUX 기반의 1280-RGB $\times$ 800-Dot 드라이버)

  • Kim, Cha-Dong;Han, Jae-Yeol;Kim, Yong-Woo;Song, Nam-Jin;Ha, Min-Woo;Lee, Seung-Hoon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.46 no.1
    • /
    • pp.98-106
    • /
    • 2009
  • This work proposes a 1280-RGB $\times$ 800-Dot 70.78mW 0.l3um CMOS LCD driver IC (LDI) for high-performance 16M-color low temperature poly silicon (LTPS) thin film transistor liquid crystal display (TFT-LCD) systems such as ultra mobile PC (UMPC) and mobile applications simultaneously requiring high resolution, low power, and small size at high speed. The proposed LDI optimizes power consumption and chip area at high resolution based on a resistor-string based architecture. The single column driver employing a 1:12 MUX architecture drives 12 channels simultaneously to minimize chip area. The implemented class-AB amplifier achieves a rail-to-rail operation with high gain and low power while minimizing the effect of offset and output deviations for high definition. The supply- and temperature-insensitive current reference is implemented on chip with a small number of MOS transistors. A slew enhancement technique applicable to next-generation source drivers, not implemented on this prototype chip, is proposed to reduce power consumption further. The prototype LDI implemented in a 0.13um CMOS technology demonstrates a measured settling time of source driver amplifiers within 1.016us and 1.072us during high-to-low and low-to-high transitions, respectively. The output voltage of source drivers shows a maximum deviation of 11mV. The LDI with an active die area of $12,203um{\times}1500um$ consumes 70.78mW at 1.5V/5.5V.

A SOC Coefficient Factor Calibration Method to improve accuracy Of The Lithium Battery Equivalence Model (리튬 배터리 등가모델의 정확도 개선을 위한 SOC 계수 보정법)

  • Lee, Dae-Gun;Jung, Won-Jae;Jang, Jong-Eun;Park, Jun-Seok
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.54 no.4
    • /
    • pp.99-107
    • /
    • 2017
  • This paper proposes a battery model coefficient correction method for improving the accuracy of existing lithium battery equivalent models. BMS(battery management system) has been researched and developed to minimize shortening of battery life by keeping SOC(state of charge) and state of charge of lithium battery used in various industrial fields such as EV. However, the cell balancing operation based on the battery cell voltage can not follow the SOC change due to the internal resistance and the capacitor. Various battery equivalent models have been studied for estimation of battery SOC according to the internal resistance of the battery and capacitors. However, it is difficult to apply the same to all the batteries, and it tis difficult to estimate the battery state in the transient state. The existing battery electrical equivalent model study simulates charging and discharging dynamic characteristics of one kind of battery with error rate of 5~10% and it is not suitable to apply to actual battery having different electric characteristics. Therefore, this paper proposes a battery model coefficient correction algorithm that is suitable for real battery operating environments with different models and capacities, and can simulate dynamic characteristics with an error rate of less than 5%. To verify proposed battery model coefficient calibration method, a lithium battery of 3.7V rated voltage, 280 mAh, 1600 mAh capacity used, and a two stage RC tank model was used as an electrical equivalent model of a lithium battery. The battery charge/discharge test and model verification were performed using four C-rate of 0.25C, 0.5C, 0.75C, and 1C. The proposed battery model coefficient correction algorithm was applied to two battery models, The error rate of the discharge characteristics and the transient state characteristics is 2.13% at the maximum.

An Immune-Electron Microscopic Study for Cluster Designation on the Phagocytic Synovial Cells in the Knee Joint of the Human (인체 무릎관절 윤활포식세포 cluster designation 표지에 관한 면역전자현미경적 연구)

  • Lim, Hyoung-Soo;Cho, Kook-Hyeung;Kim, Yong-Wook;Park, Kyeong-Han;Hwang, Young-Il;Chang, Ka-Young;Hwang, Douk-Ho
    • Applied Microscopy
    • /
    • v.30 no.2
    • /
    • pp.173-183
    • /
    • 2000
  • This study was designed to observe the ultrastructural localization of synoviocytes, which are concerned with the function of phagocytic synovial cells (type A synoviocytes, macrophage-like synoviocytes), in the knee joint of the human for CD14 and CD105 by cryo-immune-electron microscopic technique. The synovium were dissected and fixed for two hours (in 4% paraformaldehyde and 0.1% glutaraldehyde mixture), and were immerged in 2.3 M sucrose and 20% PVP solution. Finally, they were cut with the cryoultramicrotome and labelled with primary antibodies (monoclonal mouse anti-human CD14, monoclonal mouse anti-human CD105 (endoglin) and secondary (donkey anti-mouse IgG) tagged with 6 nm colloidal gold particles. The tissues were observed under transmission electron microscope. This study was resulted as follows. 1. In the synovium of the human knee joint, CD14+ cells were identified. These cells showed phagocytic synovial cell's features. In the phagocytic synoviocyte, the distributions of CD14 were marked in the cytoplasm, around vacuoles, and in cytoplasmic process, but not detected inside of vacuoles. 2. In the synovium of the human knee joint, CD105+ cells were identified. These cells were recognized endothelial cells and phagocytic synovial cells. In the phagocytic synovial cells, the distributions of CD105 (endoglin) were marked in cytoplasic process, around vacuoles, and in cell membrane, but not detected inside of vacuoles. On the basis of above findings, it is obvious that phagocytic synovial cells were marked at CD 14 and CD 105, and might be play the role of activated macrophages or phagocytes in the synovial membrane.

  • PDF

Tegumental ultrastructure of juvenile and adult Echinostoma cinetorchis (이전고환극구흡충 유약충 및 성충의 표피 미세구조)

  • 이순형;전호승
    • Parasites, Hosts and Diseases
    • /
    • v.30 no.2
    • /
    • pp.65-74
    • /
    • 1992
  • The tegumental ultrastructure of juvenile and adult Echinostoma cinetorchis (Trematoda: Echinostomatidae) was observed by scanning electron microscopy. Three-day (juvenile) and 16-day (adult) worms were harvested from rats (Sprague-Dawley) experimentally fed the metacercariae from the laboratory-infected fresh water snail, Hippeutis cantori. The worms were fifed with 2.5% glutaraldehyde, processed routinely, and observed by an ISI Korea DS-130 scanning electron microscope. The 3-day old juvenile worms were elongated and ventrally curved, with their ventral sucker near the anterior two-fifths of the body. The head crown was bearing 37∼38 collar spines arranged in a zigzag pattern. The lips of the oral and ventral suckers had 8 and 5 type II sensory papillae respectively, and bewteen the spines, a few type III papillae were observed. Tongue or spade-shape spines were distributed anteriorly to the ventral sucker, whereas peg-like spines were distributed posteriorly and became sparse toward the posterior body. The spines of the dorsal surface were similar to those of the ventral surface. The 16-day old adults were leaf-like, and their oral and ventral suckers were located very closely. Aspinous head crown, oral and ventral suckers had type II and type III sensory papillae, and numerous type I papillae were distributed on the tegument anterior to the ventral sucker. Scale-like spines, with broad base and round tip, were distributed densely on the tegument anterior to the ventral sucker but they became sparse posteriorly. At the dorsal surface, spines were observed at times only at the anterior body. The results showed that the tegument of E. cinetorchis is similar to that of other echinostomes, but differs in the number and arrangement of collar spines, shape and distribution of tegumenal spines, and type and distribution of sensory papillae.

  • PDF

A 1.1V 12b 100MS/s 0.43㎟ ADC based on a low-voltage gain-boosting amplifier in a 45nm CMOS technology (45nm CMOS 공정기술에 최적화된 저전압용 이득-부스팅 증폭기 기반의 1.1V 12b 100MS/s 0.43㎟ ADC)

  • An, Tai-Ji;Park, Jun-Sang;Roh, Ji-Hyun;Lee, Mun-Kyo;Nah, Sun-Phil;Lee, Seung-Hoon
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.50 no.7
    • /
    • pp.122-130
    • /
    • 2013
  • This work proposes a 12b 100MS/s 45nm CMOS four-step pipeline ADC for high-speed digital communication systems requiring high resolution, low power, and small size. The input SHA employs a gate-bootstrapping circuit to sample wide-band input signals with an accuracy of 12 bits or more. The input SHA and MDACs adopt two-stage op-amps with a gain-boosting technique to achieve the required DC gain and high signal swing range. In addition, cascode and Miller frequency-compensation techniques are selectively used for wide bandwidth and stable signal settling. The cascode current mirror minimizes current mismatch by channel length modulation and supply variation. The finger width of current mirrors and amplifiers is laid out in the same size to reduce device mismatch. The proposed supply- and temperature-insensitive current and voltage references are implemented on chip with optional off-chip reference voltages for various system applications. The prototype ADC in a 45nm CMOS demonstrates the measured DNL and INL within 0.88LSB and 1.46LSB, respectively. The ADC shows a maximum SNDR of 61.0dB and a maximum SFDR of 74.9dB at 100MS/s, respectively. The ADC with an active die area of $0.43mm^2$ consumes 29.8mW at 100MS/s and a 1.1V supply.

Real-Time Scheduling Scheme based on Reinforcement Learning Considering Minimizing Setup Cost (작업 준비비용 최소화를 고려한 강화학습 기반의 실시간 일정계획 수립기법)

  • Yoo, Woosik;Kim, Sungjae;Kim, Kwanho
    • The Journal of Society for e-Business Studies
    • /
    • v.25 no.2
    • /
    • pp.15-27
    • /
    • 2020
  • This study starts with the idea that the process of creating a Gantt Chart for schedule planning is similar to Tetris game with only a straight line. In Tetris games, the X axis is M machines and the Y axis is time. It is assumed that all types of orders can be worked without separation in all machines, but if the types of orders are different, setup cost will be incurred without delay. In this study, the game described above was named Gantris and the game environment was implemented. The AI-scheduling table through in-depth reinforcement learning compares the real-time scheduling table with the human-made game schedule. In the comparative study, the learning environment was studied in single order list learning environment and random order list learning environment. The two systems to be compared in this study are four machines (Machine)-two types of system (4M2T) and ten machines-six types of system (10M6T). As a performance indicator of the generated schedule, a weighted sum of setup cost, makespan and idle time in processing 100 orders were scheduled. As a result of the comparative study, in 4M2T system, regardless of the learning environment, the learned system generated schedule plan with better performance index than the experimenter. In the case of 10M6T system, the AI system generated a schedule of better performance indicators than the experimenter in a single learning environment, but showed a bad performance index than the experimenter in random learning environment. However, in comparing the number of job changes, the learning system showed better results than those of the 4M2T and 10M6T, showing excellent scheduling performance.

Implementation of a Self Controlled Mobile Robot with Intelligence to Recognize Obstacles (장애물 인식 지능을 갖춘 자율 이동로봇의 구현)

  • 류한성;최중경
    • Journal of the Institute of Electronics Engineers of Korea SP
    • /
    • v.40 no.5
    • /
    • pp.312-321
    • /
    • 2003
  • In this paper, we implement robot which are ability to recognize obstacles and moving automatically to destination. we present two results in this paper; hardware implementation of image processing board and software implementation of visual feedback algorithm for a self-controlled robot. In the first part, the mobile robot depends on commands from a control board which is doing image processing part. We have studied the self controlled mobile robot system equipped with a CCD camera for a long time. This robot system consists of a image processing board implemented with DSPs, a stepping motor, a CCD camera. We will propose an algorithm in which commands are delivered for the robot to move in the planned path. The distance that the robot is supposed to move is calculated on the basis of the absolute coordinate and the coordinate of the target spot. And the image signal acquired by the CCD camera mounted on the robot is captured at every sampling time in order for the robot to automatically avoid the obstacle and finally to reach the destination. The image processing board consists of DSP (TMS320VC33), ADV611, SAA7111, ADV7l76A, CPLD(EPM7256ATC144), and SRAM memories. In the second part, the visual feedback control has two types of vision algorithms: obstacle avoidance and path planning. The first algorithm is cell, part of the image divided by blob analysis. We will do image preprocessing to improve the input image. This image preprocessing consists of filtering, edge detection, NOR converting, and threshold-ing. This major image processing includes labeling, segmentation, and pixel density calculation. In the second algorithm, after an image frame went through preprocessing (edge detection, converting, thresholding), the histogram is measured vertically (the y-axis direction). Then, the binary histogram of the image shows waveforms with only black and white variations. Here we use the fact that since obstacles appear as sectional diagrams as if they were walls, there is no variation in the histogram. The intensities of the line histogram are measured as vertically at intervals of 20 pixels. So, we can find uniform and nonuniform regions of the waveforms and define the period of uniform waveforms as an obstacle region. We can see that the algorithm is very useful for the robot to move avoiding obstacles.

Rapid Detection of Radioactive Strontium in Water Samples Using Laser-Induced Breakdown Spectroscopy (LIBS) (Laser-Induced Breakdown Spectroscopy (LIBS)를 이용한 방사성 스트론튬 오염물질에 대한 신속한 모니터링 기술)

  • Park, Jin-young;Kim, Hyun-a;Park, Kihong;Kim, Kyoung-woong
    • Economic and Environmental Geology
    • /
    • v.50 no.5
    • /
    • pp.341-352
    • /
    • 2017
  • Along with Cs-137 (half-life: 30.17 years), Sr-90 (half-life: 28.8 years) is one of the most important environmental monitoring radioactive elements. Rapid and easy monitoring method for Sr-90 using Laser-Induced Breakdown Spectroscopy (LIBS) has been studied. Strontium belongs to a bivalent alkaline earth metal such as calcium and has similar electron arrangement and size. Due to these similar chemical properties, it can easily enter into the human body through the food chain via water, soil, and crops when leaked into the environment. In addition, it is immersed into the bone at the case of human influx and causes the toxicity for a long time (biological half-life: about 50 years). It is a very reductive and related with the specific reaction that makes wet analysis difficult. In particular, radioactive strontium should be monitored by nuclear power plants but it is very difficult to be analysed from high-cost problems as well as low accuracy of analysis due to complicated analysis procedures, expensive analysis equipment, and a pretreatment process of using massive chemicals. Therefore, we introduce the Laser-Induced Breakdown Spectroscopy (LIBS) analysis method that analyzes the elements in the sample using the inherent spectrum by generating plasma on the sample using pulse energy, and it can be analyzed in a few seconds without preprocessing. A variety of analytical plates for samples were developed to improve the analytical sensitivity by optimizing the laser, wavelength, and time resolution. This can be effectively applied to real-time monitoring of radioactive wastewater discharged from a nuclear power plant, and furthermore, it can be applied as an emergency monitoring means such as possible future accidents at a nuclear power plants.

Robust Eye Localization using Multi-Scale Gabor Feature Vectors (다중 해상도 가버 특징 벡터를 이용한 강인한 눈 검출)

  • Kim, Sang-Hoon;Jung, Sou-Hwan;Cho, Seong-Won;Chung, Sun-Tae
    • Journal of the Institute of Electronics Engineers of Korea CI
    • /
    • v.45 no.1
    • /
    • pp.25-36
    • /
    • 2008
  • Eye localization means localization of the center of the pupils, and is necessary for face recognition and related applications. Most of eye localization methods reported so far still need to be improved about robustness as well as precision for successful applications. In this paper, we propose a robust eye localization method using multi-scale Gabor feature vectors without big computational burden. The eye localization method using Gabor feature vectors is already employed in fuck as EBGM, but the method employed in EBGM is known not to be robust with respect to initial values, illumination, and pose, and may need extensive search range for achieving the required performance, which may cause big computational burden. The proposed method utilizes multi-scale approach. The proposed method first tries to localize eyes in the lower resolution face image by utilizing Gabor Jet similarity between Gabor feature vector at an estimated initial eye coordinates and the Gabor feature vectors in the eye model of the corresponding scale. Then the method localizes eyes in the next scale resolution face image in the same way but with initial eye points estimated from the eye coordinates localized in the lower resolution images. After repeating this process in the same way recursively, the proposed method funally localizes eyes in the original resolution face image. Also, the proposed method provides an effective illumination normalization to make the proposed multi-scale approach more robust to illumination, and additionally applies the illumination normalization technique in the preprocessing stage of the multi-scale approach so that the proposed method enhances the eye detection success rate. Experiment results verify that the proposed eye localization method improves the precision rate without causing big computational overhead compared to other eye localization methods reported in the previous researches and is robust to the variation of post: and illumination.

A 13b 100MS/s 0.70㎟ 45nm CMOS ADC for IF-Domain Signal Processing Systems (IF 대역 신호처리 시스템 응용을 위한 13비트 100MS/s 0.70㎟ 45nm CMOS ADC)

  • Park, Jun-Sang;An, Tai-Ji;Ahn, Gil-Cho;Lee, Mun-Kyo;Go, Min-Ho;Lee, Seung-Hoon
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.53 no.3
    • /
    • pp.46-55
    • /
    • 2016
  • This work proposes a 13b 100MS/s 45nm CMOS ADC with a high dynamic performance for IF-domain high-speed signal processing systems based on a four-step pipeline architecture to optimize operating specifications. The SHA employs a wideband high-speed sampling network properly to process high-frequency input signals exceeding a sampling frequency. The SHA and MDACs adopt a two-stage amplifier with a gain-boosting technique to obtain the required high DC gain and the wide signal-swing range, while the amplifier and bias circuits use the same unit-size devices repeatedly to minimize device mismatch. Furthermore, a separate analog power supply voltage for on-chip current and voltage references minimizes performance degradation caused by the undesired noise and interference from adjacent functional blocks during high-speed operation. The proposed ADC occupies an active die area of $0.70mm^2$, based on various process-insensitive layout techniques to minimize the physical process imperfection effects. The prototype ADC in a 45nm CMOS demonstrates a measured DNL and INL within 0.77LSB and 1.57LSB, with a maximum SNDR and SFDR of 64.2dB and 78.4dB at 100MS/s, respectively. The ADC is implemented with long-channel devices rather than minimum channel-length devices available in this CMOS technology to process a wide input range of $2.0V_{PP}$ for the required system and to obtain a high dynamic performance at IF-domain input signal bands. The ADC consumes 425.0mW with a single analog voltage of 2.5V and two digital voltages of 2.5V and 1.1V.