• Journal of the Institute of Electronics and Information Engineers
• /
• v.49 no.10
• /
• pp.43-46
• /
• 2012

In this paper, high efficiency power amplifier is implemented with high gain amplifier. Two-stage amplifier using adaptive bias control circuit improve efficiency at low input power. Fixed bias circuit and adaptive bias circuit both have about 76 % efficiency at maximum power level. However amplifier using an adaptive bias control circuit has 70 % at 6 dBm input power level when the amplifier using fixed bias circuit has 50%. The proposed power amplifier using the adaptive bias control circuit can have high efficiency at lower power level.

• Korean Journal of Optics and Photonics
• /
• v.33 no.3
• /
• pp.99-105
• /
• 2022

We have evaluated the performance of an all-optical automatic gain-controlled (AGC) erbium-doped fiber amplifier (EDFA) to suppress the optical signal fluctuation induced by atmospheric turbulence in terrestrial free-space optical communication systems. In our measurements, the input power into the EDFA was set to be -30 dBm and -10 dBm to operate the amplifier in the small-signal and saturation regions, respectively. The fluctuations in the optical signal were emulated with an acousto-optic modulator driven with a sinusoidal voltage. From the measured results, we have found that an all-optical AGC EDFA could suppress the optical signal fluctuation effectively, as long as the EDFA operated in the small-signal region with a high feedback amplified spontaneous emission (ASE) power.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.44 no.8
• /
• pp.16-21
• /
• 2007

CMOS variable gain amplifier (VGA) IC designs for the structure monitoring systems of the telemetries were developed. A three stage cascaded VGA using a differential amplifier and a linear-in-dB controller is presented. A proposed VGA is a modified version of a conventional VGA such that the gain is controlled in a linear-in-dB fashion through the current ratio. The proposed VGA circuit introduced in this paper has a dynamic range of 77 dB with 1.5 dB gain steps. It also achieved a gain error of less than 1.5 dB over 77 dB gain range. The VGA can operate up to 10MHz dissipating 13.8 mW from a single 1.8 V supply. The core area of the VGA fabricated in a Magnachip $0.18{\mu}m$ standard CMOS process was about $430{\mu}m{\times}350{\mu}m$. According to measurement results, we can verify that the proposed method is reasonable with regard to the enhancement of dynamic range and the better linear-in-dB characteristics.

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.47 no.10
• /
• pp.74-79
• /
• 2010

In this paper, a high gain W-band amplifier is presented using 70 run mHEMT MMIC technology. The length of source feedback line of common-source FET is carefully determined to maximize the gain at a design frequency. Simulation shows that MAG can be increased by 0.8 dB by optimizing the length of this line. In addition, this feedback line changes the input impedance of the common-source FET in a way that the input match can be made easier. In this work, 4-stage amplifier is designed on CPW using the source feedback. The measurement shows the excellent gain performance higher than 22.0 dB across 70~103 GHz.

• Proceedings of the Korean Society of Marine Engineers Conference
• /
• 2006.06a
• /
• pp.301-302
• /
• 2006

초고주파 전력 증폭기의 바이어스 전압을 조절하여 온도 변화에 따른 드레인(Drain) 전류의 변화를 억제하기 위한 저가의 능동 바이어스 모듈을 개발한다. 능동 바이어스 모듈을 5 W급 초고주파 전력증폭기에 적용하였을 경우, $0{\sim}60^{\circ}C$까지의 온도변화에 대하여 소모전류 변화량은 0.1 A 이하로 되어야 한다. 본 기술 개발 대상인 능동 바이어스 모듈의 성능 시험을 위한 대상 전력증폭기는 $2.11{\sim}2.17GHz$ 주파수 대역에서 32 dB 이상의 이득과 ${\pm}0.1\;dB$ 이하의 이득 평탄도, -15 dB 이하의 입.출력 반사손실을 가진다.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.44 no.7 s.361
• /
• pp.54-61
• /
• 2007

A variable gain low noise amplifier (VG-LNA) implemented in TSMC 0.18 um process is presented. This VG-LNA is designed of two stage amplifier, and its gain is controlled by the shunt feedback loop composed of a gain control transistor (GCT) and a coupling capacitor in second stage. The channel resistance of GCT in the shunt feedback loop influences the input and output stages of a second stage by the Miller effect. Total gain of the proposed VG-LNA is changed by two factors, the load impedance reduction and the interstage mismatch by controlling the channel resistance of the GCT. Consequently, by adding a shunt feedback with a gain control transistor, this proposed VG-LNA achieves both wide gain tuning range of 37 dB and continuous gain control simultaneously.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.22 no.2
• /
• pp.334-343
• /
• 1997

Reference white in color television receiver can be achieved by adjusting the RGB gun current ratio and it is necessary to provide additional gain ratio adjustment for the RGB video signal. Generally, the gun current density profile has a gaussian distribution and the gain-bandwidth product of RGB channel amplifieris constant. Therefore brightness and spatial resolution are changed with variations in reference white of receiver. In this paper, the effect of RGB gun current and channel gain ratios on brightness and resolution of CPT is analyzed. Brightness is increased with the color temperature of referenc white because of Helmholtz-kohlrausch effect. The change in ligh output is more abrupt and spatial resolution is improved with unity current ratio. For more bright and improved ressolution we also present the range of color temperature of reference white for P22 phosphors.

• Korean Journal of Optics and Photonics
• /
• v.11 no.2
• /
• pp.108-113
• /
• 2000

This paper presents a simple but novel gain deviation detector scheme which can be used for general gain-clamping systems. By using the difference of ASEJprobe powers extracted from the edges of gain-flattened bandwidth, gain deviation of EDFA can be exactly detected regardless of the operating condition of a constructed EDFA. To prove the vahd1ty of the suggested scheme, we Implemented gain clamping systems on a single EDFA and cascaded EDFA's link and achieved sufficient gam-clamping performance without the elaborate measurement for tlIe determination of control parameters. eters.

• Journal of the Institute of Electronics Engineers of Korea SC
• /
• v.40 no.6
• /
• pp.68-77
• /
• 2003

An improved negative capacitance circuit that cancels out input impedance of a front-end in a bioimpedance measurement and operates stably with a low gain margin has been proposed. Since the proposed circuit comprises wide-band operational amplifiers, selecting operational amplifiers is easy, while an operational amplifier of prefer bandwidth should be chosen to apply conventional circuit. Also, since gain margin can be controlled by a feedback resistor connected serially with a feedback capacitor, gain margin is tuneable with a potentiometer. The input impedance of the proposed circuit is two times larger than that of the conventional circuit and 40-times than that without a negative capacitance circuit. Furthermore, closed-loop phase response of the proposed circuit is better than that of the conventional circuit or without a negative capacitance circuit. Above all, for the proposed circuit, the frequency at which a gain peaking occurs is higher than the frequency at which the loop gain becomes a maximum. Thus, the proposed circuit is not affected by a gain peaking and can be operated with a very low gain margin.

• Journal of IKEEE
• /
• v.14 no.4
• /
• pp.257-262
• /
• 2010

We design a CMOS front-end with wide variable gain and low power consumption for 5.25 GHz band. To obtain wide variable gain range, a p-type metal-oxide-semiconductor field-effect transistor (PMOS FET) in the low noise amplifier (LNA) section is connected in parallel. For a mixer, single balanced and folded structure is employed for low power consumption. Using this structure, the bias currents of the transconductance and switching stages in the mixer can be separated without using current bleeding path. The proposed front-end has a maximum gain of 33.2 dB with a variable gain range of 17 dB. The noise figure and third-order input intercept point (IIP3) are 4.8 dB and -8.5 dBm, respectively. For this operation, the proposed front-end consumes 7.1 mW at high gain mode, and 2.6 mW at low gain mode. The simulation results are performed using Cadence RF spectre with the Taiwan Semiconductor Manufacturing Company (TSMC) $0.18\;{\mu}m$ CMOS technology.)