• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.10 no.10
• /
• pp.1854-1862
• /
• 2006

The numerical methods of finding out the optimal position of optical phase conjugator (OPC) and the optimal fiber dispersions are prosed, which are able to effectively compensate overall channels in $8{\times}40Gbps$Gbps WDM system with non zero - dispersion shifted fiber (NZ-DSF) as an optical fiber. And BER characteristics in the system with two induced optimal parameters are compared with those in the system with the currently used mid-span spectral inversion (MSSI) in order to confirm the availability of the proposed methods. It is confirmed that the applying two induced optimal parameters into WDM system contribute to reduce power penalty to 4 times than that of WDM system with the conventional MSSI. Thus, the methods proposed in this research will be expected to alternate with the method of making a symmetrical distribution of power and local dispersion in real optical link which generates a serious problem if it was not made but it is the condition in the case of applying the OPC into multi-channels WDM system.

• Journal of the Institute of Electronics Engineers of Korea SC
• /
• v.44 no.4 s.316
• /
• pp.67-73
• /
• 2007

An optical pick up generally has coupled dynamics between focusing and tracking servos. The coupled dynamics reduces tracking performance of optical disk drives. A conventional control method is holding the previous tracking control command in the presence of surface defect. The method has a long settling time. If the defective area is getting larger, objective lens will get away from the following track. In order to overcome this problem, this paper proposed a new control method for optical disk drives based on a prediction of tracking error and focusing error. We present how to compensate the coupled dynamics so that reduced setting time is achieved. It is verified by experiments that the proposed method brings an improved performance in the presence of surface defect as well as in the normal operating condition.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.27 no.7A
• /
• pp.668-675
• /
• 2002

This paper proposes pre-distorter combined LUT with 2ιpartition interpolation method to reduce nonlinear distortion which was caused by high PAPR and to update LUT quickly. Pre-distorted gain and phase can be found by using LUT which consisted of AM/AM and AM/PM value, and OFDM signal amplitude. The proposed 2ιpartition interpolation can accurately find predistorted gain and phase using bit shift and add component instead of increasing size of LUT which requires increasing the amount of computation. The performance of the proposed method was measured by the difference between HPA input and output characteristics by the LUT size, constellation, SER performance by the HPA, and LUT update error by the HPA characteristic changes. As a result, it is shown that when the size of the LUT is 32 and 64 for 16-QAM and 64-QAM, nonlinear distortion nearly didn't occurred.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• v.9 no.2
• /
• pp.895-898
• /
• 2005

This paper describes a design of LNS-based divider and square-root circuits which are key arithmetic units in graphic processor and digital signal processor. To achive area-efficient and low-power that is an essential consideration for mobile environment, a fixed-point format of 16.16 is adopted instead of conventional floating-point format. The designed divider and square-root units consist of binary-to-logarithm converter, subtractor, logarithm-to-binary converter. The binary to logarithm converter is designed using combinational logic based on six regions approximation method. As a result, gate count reduction is obtained when compared with conventional lookup approack. The designed units is 3,130 gate count and 1,280 gate count. To minimize average percent error 3.8% and 4.2%. error compensation method is employed.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2006.05a
• /
• pp.361-364
• /
• 2006

The numerical methods of finding the optimal position of optical phase conjugator (OPC) and the optimal fiber dispersions are proposed, which are able to effectively compensate overall channels in $8\times40$ Gbps WDM system with non zero - dispersion shifted fiber (NZ-DSF) as an optical fiber. And BER characteristics in the system with two induced optimal parameters are compared with those in the system with the currently used mid-span spectral inversion (MSSI) in order to confirm the availability of the proposed methods. It is confirmed that the applying two induced optimal parameters into WDM system contribute to reduce power penalty to 4 times than that of WDM system with the conventional MSSI.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.11 no.9
• /
• pp.1734-1741
• /
• 2007

In this paper, the Hybrid SC/MRC-2/4 method in which bit synchronization and phase synchronization were not required was applied to the orthogonal MC DS-CDMA system in which each normalized subcarrier interval and processing gain had the same value, respectively, and the direct sequence spread code of each subcarrier was orthogonal. In the broadband wireless system in which multi-carrier transmission was used, a Doppler frequency shift occurred, which was caused by the difference between the highest subcarrier frequency md the lowest subcarrier frequency. In order to complement phase error caused by the shift, the orthogonal MC DS-CDMA system was analyzed so that the receiving signal could be perfectly synchronized by adjusting the PLL gain suitable for the entire system. As a result of simulations, as the PLL gain was increased, the change in the intervals was close to the case of perfect synchronization however, it became less when the PLL gain reached more than a certain value. Therefore, by selecting a proper PLL gain suitable for the system the orthogonal MC DS-CDMA can be designed in which the Hybrid SC/MRC method is applied.

• Journal of IKEEE
• /
• v.23 no.3
• /
• pp.800-804
• /
• 2019

This paper presents a dual-loop sub-sampling digital PLL for a 2.4 GHz IoT applications. The PLL initially performs a divider-based coarse lock and switches to a divider-less fine sub-sampling lock. It achieves a low in-band phase noise performance by enabling the use of a high resolution time-to-digital converter (TDC) and a digital-to-time converter (DTC) in a selected timing range. To remove the difference between the phase offsets of the coarse and fine loops, a phase offset calibration scheme is proposed. The phase offset of the fine loop is estimated during the coarse lock and reflected in the coarse lock process, resulting in a smooth transition to the fine lock with a stable fast settling. The proposed digital PLL is designed by SystemVerilog modeling and Verilog-HDL and fully verified with simulations.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.21 no.10
• /
• pp.1-7
• /
• 2020

In recent years, as LED display systems are actively spread, study on effective control methods for an LED driver for driving the systems has been in progress. The most representative among them is the uniform brightness control method for the LED driver channel. In this paper, we propose an LED driver IC for BLU with current compensation and system protection functions to minimize channel luminance deviation. It is designed for current accuracy within ±3% between channels and a channel current of 150 mA. In order to satisfy the design specifications, the channel amplifier offset was canceled out by a chopping operation using a channel-driving PWM signal. Also, a pre-charge function was implemented to minimize the fast operation speed and luminance deviation between channels. LED error (open, short), switch TR short detection, and operating temperature protection circuits were designed to protect the IC and BLU systems. The proposed IC was fabricated using a Magnachip 0.35-um CMOS process and verified using Cadence and Synopsys' Design Tool. The fabricated LED driver IC has current accuracy within ±1.5% between channels and 150-mA channel output characteristics. The error detection circuits were verified by a test board.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.16 no.12
• /
• pp.2762-2770
• /
• 2012

In this paper, we propose a novel approach to effectively compress the sub-images transformed from the picked-up elemental images in integral imaging, in which motion vectors of the object in each sub-image are fast and accurately estimated and compensated by combined use of MSE(mean square error)-based TSS(tree-step search) and FS(full search) schemes. This is, the possible object areas in each sub-image are searched by using the fast TSS algorithm in advance, then the these selected object areas are fully searched with the accurate FS algorithm. Furthermore, the sub-images in which all object's motion vectors are compensated, are transformed into the residual images by using the difference image method and finally compressed with the MPEG-4 algorithm. Experimental results reveal that the proposed method shows 214% improvement in the compression time per each image frame compared to that of the conventional method while keeping the same compression ratio with the conventional method. These successful results confirm the feasibility of the proposed method in the practical application.

• Journal of the Korean Society for Precision Engineering
• /
• v.31 no.11
• /
• pp.987-992
• /
• 2014

Register control of roll-to-roll printing system for printed electronics requires accurate measurement of register errors. The register marks used for the recognition of patterns position between layers have inherently defects due to low printability of register marks themselves, which brings out inaccurate register accuracy and consequently low performance of printed electronics devices. In this study, the compensation methods for the unrecognized or missing register data are proposed to improve the recognition and consequently the control performance of register accuracy in roll-to-roll printing equipment. The compensation methods using the prior data and the linear interpolation are proposed and compared with the case without compensation for the simulation as well as experiment. Only the linear interpolation method could successfully compensate the missing data and consequently improve the register control performance. We should apply the compensation process of the register errors to improve the register control accuracy in the roll-to-roll printing equipment.