• Title/Summary/Keyword: 식각율

Search Result 150, Processing Time 0.023 seconds

Fabrication and Etching of Nano-probe Slide covered with $Si_3$$N_4$ by RIE (RIE를 이용한 $Si_3$$N_4$막이 증착된 나노 탐침의 식각 및 제작)

  • 정은희;임상엽;주홍렬;박승한
    • Proceedings of the Optical Society of Korea Conference
    • /
    • 2003.07a
    • /
    • pp.290-291
    • /
    • 2003
  • 근접장 측정에서 가장 많이 쓰이는 근접장 광섬유 탐침은 몇가지 단점을 가지고 있다. 단점 중 하나는 광 전달율이 매우 낮다는 점이다. 전형적으로 근접장 광섬유 탐침의 aperture가 100nm일때 빛이 통과할 때의 광 전달율은 $10^{-5}$만큼 떨어진다. 그리고 sample과 probe간의 수십 nm의 근접장거리를 유지하기 위해 복잡한 장치가 필요하다는 점이다. 이러한 단점을 보완하여 본 연구실에서는 근접장 측정에서 핵심이 되는 근접장 광섬유 탐침의 새로운 개념인 나노 탐침 제작을 연구하였다. (중략)

  • PDF

Run-to-Run Fault Detection of Reactive Ion Etching Using Support Vector Machine (Support Vector Machine을 이용한 Reactive ion Etching의 Run-to-Run 오류검출 및 분석)

  • Park Young-Kook;Hong Sang-Jeen;Han Seung-Soo
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.10 no.5
    • /
    • pp.962-969
    • /
    • 2006
  • To address the importance of the process fault detection for productivity, support vector machines (SVMs) is employed to assist the decision to determine process faults in real-time. The reactive ion etching (RIE) tool data acquired from a production line consist of 59 variables, and each of them consists of 10 data points per second. Principal component analysis (PCA) is first performed to accommodate for real-time data processing by reducing the dimensionality or the data. SVMs for eleven steps or etching m are established with data acquired from baseline runs, and they are further verified with the data from controlled (acceptable) and perturbed (unacceptable) runs. Then, each SVM is further utilized for the fault detection purpose utilizing control limits which is well understood in statistical process control chart. Utilizing SVMs, fault detection of reactive ion etching process is demonstrated with zero false alarm rate of the controlled runs on a run to run basis.

The Effects of Precursor on the Formation and Their Properties of Spin-on Dielectric Films Used for Sub-50 nm Technology and Beyond (50 nm 이상의 CMOS 기술에 이용되는 Spin-on Dielectric 박막 형성과 그 특성에 미치는 전구체의 영향)

  • Lee, Wan-Gyu
    • Journal of the Korean Vacuum Society
    • /
    • v.20 no.3
    • /
    • pp.182-188
    • /
    • 2011
  • Polysilazane and polymethylsilazane based precursor films were deposited on Si-substrate by spin-coating, subsequently annealed at $150{\sim}850^{\circ}C$, and characterized. Structural analysis, shrink, compositional change, etch rate, and gap-filling were observed. Annealing the precursor films led to formation of spin-on dielectric films. C-containing precursor films showed that less loss of N, H, and C while less gain of O than that of C-free precursor films at $400^{\circ}C$, but more loss of N, H, and C while more gain of O at $850^{\circ}C$. Thus polysilazane based precursor films exhibited less reduction in thickness of 14.5% than silazane based one of 15.6% at $400^{\circ}C$ but more 37.4% than 19.4% at $850^{\circ}C$. FTIR indicated that C induced smaller amount of Si-O bond, non-uniform property, and lower resistance to chemical etching.

Etcher용 상부전극의 Life Time 평가 방법 연구

  • No, Seung-Wan;Song, Je-Beom;Sin, Jae-Su;Gang, Sang-U;Kim, Jin-Tae;Sin, Yong-Hyeon;Yun, Ju-Yeong
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2010.08a
    • /
    • pp.43-43
    • /
    • 2010
  • 반도체 및 디스플레이의 진공부품은 알루미늄 모제에 전해연마법(electrolytic polishing), 양극산화피막법(anodizing), 플라즈마 용사법(plasma spray) 등을 사용하여 $Al_2O_3$ 피막을 성장시켜 사용되고 있다. 반도체 제조공정 중 30~40% 이상의 비중을 차지하는 식각(etching) 및 증착(deposition) 공정의 대부분 은 플라즈마에 의해 화학적, 물리적 침식이 발생하여 피막에 손상을 일으켜 피막이 깨지거나 박리되면서 다량의 particle을 생성함으로써 생산수율에도 문제를 야기 시킨다. 본 연구에서는 이러한 진공부품의 하나인 etcher용 상부전극을 양극산화피막법(Anodizing)으로 $Al_2O_3$ 피막을 성장시킨 샘플을 제작하여 플라즈마 처리에 따른 내전압, 식각율, 표면 미세구조의 변화를 관찰하였고 이를 종합적으로 고려하여 etcher용 상부전극의 Life Time 평가 방법을 연구하였다. 이러한 실험을 통해 플라즈마 처리 후 피막에 크랙이 발생되는 것을 확인할 수 있었고 피막의 손상으로 전기적 특성이 감소되는 것을 확인할 수 있었다. 또한 플라즈마 처리 중 ISPM 장비를 이용하여 플라즈마 공정에서 발생하는 오염입자를 실시간으로 측정할 수 있는 방법을 연구하였다. 이러한 결과를 이용하여 진공공정에서 사용되는 코팅부품이 플라즈마에 의한 손상정도를 정량화 하고 etcher용 상부전극의 Life Time 평가 방법을 개발하여 부품 양산업체의 진공장비용 코팅부품의 개발 신뢰성 향상이 가능할 것으로 기대된다.

  • PDF

유·무기 하이브리드 태양전지에 적용된 나노와이어 형상 조절 및 특성분석

  • Kim, Min-Su;Kim, Jun-Hui;Lee, Hae-Seok;Kim, Dong-Hwan
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2014.02a
    • /
    • pp.487.1-487.1
    • /
    • 2014
  • 현재 전 세계 태양광 시장의 주류를 이루는 단결정 실리콘 태양전지의 효율적 한계를 뛰어넘기 위하여 여러 가지 기술적 구조적 시도들이 이루어지고 있다. 그 중 기존의 피라미드 형태의 텍스쳐링 표면 대신 나노와이어 형상을 가지는 태양전지 개발이 주목을 받고 있다. 실리콘 웨이퍼 표면에 나노와이어가 수직 배열되어 있거나 텍스쳐링 표면에 나노와이어 형상이 있을 경우 SiNx가 증착된 피라미드 텍스쳐링 표면보다 반사도가 월등히 낮아져 light trapping을 기대할 수 있어 태양전지 개발에 응용하기 위한 나노와이어 형상 최적화에 본 연구의 목적이 있다. 실리콘 나노와이어 합성법에는 여러가지 방법들이 있으나 본 연구에서는 비교적 짧은 시간과 상온에서 공정이 이루어지는 무전해 식각법을 이용하여 실리콘 나노와이어를 합성하였다. 무전해 식각법은 은 이온과 실리콘 사이에서 일어나는 산화-환원 반응이 나노와이어 합성의 주요 기전이기 때문에 균일한 나노와이어를 형성하기 위하여 균일한 은 박막 형성과 적절한 반응시간이 요구된다. 본 연구에서는 반응시간을 조절하여 나노와이어의 길이 변화와 반사도의 변화를 FE-SEM과 UV-Vis-NIR spectroscopy를 통하여 관찰하였고 그 결과 나노와이어가 실리콘 웨이퍼 표면에 수직 배열되어 있는 형태와 텍스쳐링 표면에 나노와이어 형상이 있는 경우 SiNx가 증착된 피라미드 텍스쳐링 표면에 비해 월등히 향상된 반사율을 얻을 수 있었다.

  • PDF

Improvement of Etch Rate and Profile by SF6, C4F8, O2 Gas Modulation (SF6, C4F8, O2 가스 변화에 따른 실리콘 식각율과 식각 형태 개선)

  • Kwon, Soon-Il;Yang, Kea-Joon;Song, Woo-Chang;Lim, Dong-Gun
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.21 no.4
    • /
    • pp.305-310
    • /
    • 2008
  • Deep trench etching of silicon was investigated as a function of RF source power, DC bias voltage, $C_4F_8$ gas flow rate, and $O_2$ gas addition. On increasing the RF source power from 300 W to 700 W, the etch rate was increased from $3.52{\mu}m/min$ to $7.07{\mu}m/min$. The addition of $O_2$ gas improved the etch rate and the selectivity. The highest etch rate is achieved at the $O_2$ gas addition of 12 %, The selectivity to PR was 65.75 with $O_2$ gas addition of 24 %. At DC bias voltage of -40 V and $C_4F_8$ gas flow rate of 30 seem, We were able to achieve etch rate as high as $5.25{\mu}m/min$ with good etch profile.

Study on dielectric function of natural ZnSe oxide by spectroscopic ellipsomety (분광타원법을 이용한 ZnSe 자연 산화막의 유전율 함수에 관한 연구)

  • 김태중;성가영;최재규;김영동
    • Journal of the Korean Vacuum Society
    • /
    • v.10 no.2
    • /
    • pp.252-256
    • /
    • 2001
  • We performed spectroscopic ellipsometry measurement to obtain dielectric function(DF) of ZnSe at room temperature. Proper wet chemical etching procedure was carried out to remove overlayers on top of ZnSe, and our result indicates that the previous reports on the pure DF of ZnSe have inaccurate interpretations. We constructed DF of oxide on ZnSe by using reported DFs of amorphous-Se, $GaAsO_3$, and voids through Bruggeman effective-medium approximation.

  • PDF

Comparison of characteristics of silver-grid transparent conductive electrodes for display devices according to fabrication method (제조공법에 따른 디스플레이 소자용 silver-grid 투명전극층의 특성 비교)

  • Choi, Byoung Su;Choi, Seok Hwan;Ryu, Jeong Ho;Cho, Hyun
    • Journal of the Korean Crystal Growth and Crystal Technology
    • /
    • v.27 no.2
    • /
    • pp.75-79
    • /
    • 2017
  • Honeycomb-shaped Ag-grid transparent conductive electrodes (TCEs) were fabricated using two different processes, high density plasma etching and lift-off, and the optical and electrical properties were compared according to the fabrication method. For the fabrication of the Ag-grid TCEs by plasma etching, etch characteristics of the Ag thin film in $10CF_4/5Ar$ inductively coupled plasma (ICP) discharges were studied. The Ag etch rate increased as the power increased at relatively low ICP source power or rf chuck power conditions, and then decreased at higher powers due to either decrease in $Ar^+$ ion energy or $Ar^+$ ion-assisted removal of the reactive F radicals. The Ag-grid TCEs fabricated by the $10CF_4/5Ar$ ICP etching process showed better grid pattern transfer efficiency without any distortion or breakage in the grid pattern and higher optical transmittance values of average 83.3 % (pixel size $30{\mu}m/line$ width $5{\mu}m$) and 71 % (pixel size $26{\mu}m/line$ width $8{\mu}m$) in the visible range of spectrum, respectively. On the other hand, the Ag-grid TCEs fabricated by the lift-off process showed lower sheet resistance values of $2.163{\Omega}/{\square}$ (pixel size $26{\mu}m/line$ width $18{\mu}m$) and $4.932{\Omega}/{\square}$ (pixel size $30{\mu}m/line$ width $5{\mu}m$), respectively.

A study on Etch Characteristics of {Y-2}{O_3}$ Thin Films in Inductively Coupled Plasma (유도 결합 플라즈마를 이용한 {Y-2}{O_3}$ 박막의 식각 특성 연구)

  • Kim, Yeong-Chan;Kim, Chang-Il
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.38 no.9
    • /
    • pp.611-615
    • /
    • 2001
  • Y$_2$O$_3$ thin films have been proposed as a buffering insulator of metal/ferroelectric/insulator/semiconductor field effect transistor(MFISFET)-type ferroelectric random access memory (FRAM). In this study, $Y_2$O$_3$ thin films were etched with inductively coupled plasma(ICP). The etch rates of $Y_2$O$_3$ and YMnO$_3$, and the selectivity of $Y_2$O$_3$ to YMnO$_3$ were investigated by varying Cl$_2$/(Cl$_2$+Ar) gas mixing ratio. The maximum etch rate of $Y_2$O$_3$, and the selectivity of $Y_2$O$_3$ to YMnO$_3$ were 302$\AA$/min, and 2.4 at Cl$_2$/(Cl$_2$+Ar) gas mixing ratio of 0.2 respectively. Optical emission spectroscopy(OES) was used to understand the effects of gas combination on the etch rate of $Y_2$O$_3$ thin film. The surface reaction of the etched $Y_2$O$_3$ thin films was investigated by x-ray photoelectron spectroscopy (XPS). XPS analysis confirmed that there was chemical reaction between Y and Cl. This result was confirmed by secondary ion mass spectroscopy(SIMS) analysis.

  • PDF

Influence of Crystalline Si Solar Cell by Rie Surface Texturing (RIE 표면 텍스쳐링 모양에 따른 결정질 실리콘 태양전지의 영향)

  • Park, In-Gyu;Yun, Myoung-Soo;Hyun, Deoc-Hwan;Jin, Beop-Jong;Choi, Jong-Yong;Kim, Joung-Sik;Kang, Hyoung-Dong;Kwon, Gi-Chung
    • Journal of the Korean Vacuum Society
    • /
    • v.19 no.4
    • /
    • pp.314-318
    • /
    • 2010
  • We fabricated a plasma texturing for multi-crystalline silicon cells using reactive ion etching (RIE). Multi-crystalline Si cells have not benefited from the cost-effective wet-chemical texturing processes that reduce front surface reflectance on single-crystal wafers. Elimination of plasma damage has been achieved while keeping front reflectance to extremely low levels. We will discuss reflectance, quantum efficiency and conversion efficiency for multi-crystalline Si solar cell by each RIE process conditions.