• Proceedings of the KIEE Conference
• /
• 2001.11b
• /
• pp.336-339
• /
• 2001

본 논문에서는 $\alpha-\beta-0$ 변환 방식을 이용한 제어방식을 모델화 하여 DSTATCOM에 적용하였다. 이러한 변환 방식을 통해서 배전 선로상에 존재하는 역상성분, 영상성분 고조파 성분 등을 나타낼 수 있으며 이에 대한 적절한 보상신호를 연산과정을 통해 생성해 낼 수 있다. 제안된 제어기의 검증을 위해 EMTDC/PSCAD를 이용한 IEEE 13 버스 배전 계통 모델링 및 유도기 부하 모델링 및 사고 모의 및 보상 시뮬레이션을 실시하였다.

• 제어로봇시스템학회:학술대회논문집
• /
• 1988.10a
• /
• pp.407-413
• /
• 1988

The architecture of a multiprocessor based programmable controller(MBPC) is presented. It consists of a host processor, processing elements, and Input/Output processors. Some problems in implementing such architecture are also described. To resolve them, we proposed and presented INFOBUS, a system bus for MBPC. The performances of INFOBUS and MBPC are analysed using both analytic models and simulations. Some results from the analysis will be given and validated. In case of 50% of BTI(Block Type Instruction) and 4 processors, the scanning time is shown to be 0.194msec/Kstep with some reasonable assumptions.

• Aerospace Engineering and Technology
• /
• v.3 no.2
• /
• pp.11-19
• /
• 2004

A software-controlled unregulated bus system in which the main bus is directly connected to a battery and the duty-ratio for PWM switch is controlled by the on-board satellite software, is usually used for LEO satellites. This paper proposes a new power-stage circuit that can be available for modularization of a power regulator which is used at the software-controlled unregulated bus system satellite. And we analyze the proposed power-stage operation according to its operating modes and verify it by performing software simulation and hardware experiment using prototype. We construct a parallel-module converter which is composed of the proposed power-stage and perform experiment to verify modular characteristics of the proposed power-stage. Finally, we verify the usefulness of the proposed power-stage by comparing above results with those of a parallel-module converter made of conventional power-stage.

• Journal of Korea Society of Industrial Information Systems
• /
• v.8 no.2
• /
• pp.84-91
• /
• 2003

KOMPSAT series use software-controlled unregulated bus system in which the main bus is directly connected to a battery and the duty-ratio for PWM switch is controlled by the on-board satellite software. This paper proposes a new power-stage circuit that can be available for modularization of the power regulator which is used at the software-controlled unregulated bus system satellite. And we analyze the proposed power-stage operation according to its operating modes and verify it by performing software simulation and hardware experiment using prototype. We construct a parallel-module converter which is composed of proposed power-stages and perform experiment to verify modular characteristics of the proposed power-stage. Finally, we verify the usefulness of the proposed power-stage by comparing above results with those of a parallel-module converter made of conventional power-stages.

• Journal of Korea Multimedia Society
• /
• v.6 no.1
• /
• pp.128-135
• /
• 2003

A fairness control method for Distributed-Queue Dual-Bus(DQDB) has been studied under specific traffic types such as equal probability traffic, symmetric traffic and asymmetric traffic. To distribute DQDB network bandwidth fairly to all stations under general traffic such as a client-server traffic that differs from specific traffic types, we propose an effective fairness control method. Based on an access limit, the proposed mechanism applies two bandwidth control mechanisms to DQDB networks. One is the mechanism that is called APS(Access Protection Scheme) for servers. And another is the mechanism that controls the allocation of bandwidth only using an access limit lot clients. Simulation results show that it outperforms other mechanisms.

• The Transactions of the Korea Information Processing Society
• /
• v.7 no.11
• /
• pp.3479-3489
• /
• 2000

Most of the study on fairness control method for Distributed-Queue Dual-Bus(DQDB) have been performed under specific load types such as equal probability load types or symmetric load types. On Web-based internet enviroments client-server load types are more practical traffic patlerns than specrfic load types. In this paper, an effiective fairness control method to distribute DQDR network bandwidth fairly to all stations under a client-server load is proposed. In order to implement a dynamic bandwidth timing capabihty needed to distribute the bandwidth fairty at heavy loads, the proposed method uses two pararnetexs, one is an access hrnit to legulate each station's packet transmission and the other is the number of extra emply slots that are yielded to downstream stations. In point of implementation this mechanism is simpler and easier than Bandwidth Tuning Mechanism(BTM) that uses an intermediate pattern and an adptation function. Simulation results show that it outperforms othen mecharusms.

• Proceedings of the Korea Information Processing Society Conference
• /
• 2017.11a
• /
• pp.716-719
• /
• 2017

This system is designed for autonomous buses. It controls buses by lane and object recognition using Deep Learning based computer vision technology. Through this system, we can expect to reduce traffic costs and increase stability.

• Journal of KIISE:Information Networking
• /
• v.28 no.3
• /
• pp.435-446
• /
• 2001

In this paper, a new fairness control method is proposed to distribute DQDB-SR (Distributed-Queue Dual-Bus with Slot Reuse) network bandwidth fairly to all stations on client-server environments. By using an access limit that follows a characteristic of client-sever load patterns and a bandwidth borrowing and returning mechanism, the proposed mechanism imparts fairness bandwidth control capability to DQDB-SR. To implement the proposed mechanism, we find the optimal placement of erasure nodes that maximizes network capacity for DQDB-SR, and calculate the access limit. At overload conditions, simulation results show that the proposed mechanism does not deteriorate network throughput, and outperforms other fairness control mechanisms in a success rate and an average packet transfer delay.

• The Transactions of the Korea Information Processing Society
• /
• v.1 no.3
• /
• pp.357-366
• /
• 1994

The IEEE 802.4 token bus has been widely accepted as the standard for factory local area networks. The priority option of the 802.4 standard supports multiple classes of traffic by using a set of timers to control information exchange. The performance of the 802.4 priority mechanism in industrial real time control is examined. A timer assignment technique is presented for such applications. The timers are set to satisfy the worst case access delay requirements of real time control applications. Other applications that are not time constrainted can be supported simultaneously. In fact under certain conditions, such applications can also be guaranteed a minimum bandwidth allocation. Simulation results are used to evaluate the timer assignment and utililization.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.53 no.2
• /
• pp.123-129
• /
• 2016

In this paper, results of produced PCU(Power Control Unit) prototype was showed by suggesting and maintaining optimal operation status which let the three functional modules automatically operate with its necessity by prioritizing operation process. In order to validate effectiveness of the suggested method, we produced a test PCU and examined the results. PCU consists of S3R(Sequential Switching Shunt Regulator), BCR(Battery Charge Regulator), and BDR(Battery Discharge Regulator): converting photovoltaic power into constant voltage at linked bus voltage; storing dump power in the battery which is an auxiliary energy storage device; and supplying power charged in battery to the load. To maintain its high reliability and optimal condition of these three power conversion modules, each module operates in parallel and stable bus voltage is required to be retained at all-time due to the nature of power supply for satellite.