• Title/Summary/Keyword: 다중 입력 다중 출력

Search Result 329, Processing Time 0.029 seconds

Research for Efficient Massive File I/O on Parallel Programs (병렬 프로그램에서의 효율적인 대용량 파일 입출력 방식의 비교 연구)

  • Hwang, Gyuhyeon;Kim, Youngtae
    • Journal of Internet Computing and Services
    • /
    • v.18 no.2
    • /
    • pp.53-60
    • /
    • 2017
  • Since processors are handling inputs and outputs independently on distributed memory computers, different file input/output methods are used. In this paper, we implemented and compared various file I/O methods to show their efficiency on distributed memory parallel computers. The implemented I/O systems are as following: (i) parallel I/O using NFS, (ii) sequential I/O on the host processor and domain decomposition, (iii) MPI-IO. For performance analysis, we used a separated file server and multiple processors on one or two computational servers. The results show the file I/O with NFS for inputs and sequential output with domain composition for outputs are best efficient respectively. The MPI-IO result shows unexpectedly the lowest performance.

A ×49 Frequency Multiplier Based on a Ring Oscillator and a 7-Push Multiplier (링 발진기와 7-푸쉬 체배기 기반의 ×49 주파수 체배기)

  • Song, Jae-Hoon;Kim, Byung-Sung;Nam, Sangwook
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.26 no.12
    • /
    • pp.1108-1111
    • /
    • 2015
  • In this paper, a ${\times}49$ frequency multiplier based on a ring oscillator and a multi-push multiplier is presented. The proposed ${\times}49$ frequency multiplier consists of two ${\times}7$ frequency multipliers and these multiplier is connected by injection-locking technique. Each ${\times}7$ frequency multiplier consists of a ring oscillator with 14-phase output signal and 7-push frequency multiplier requiring 14-phase input. The proposed ${\times}49$ frequency multiplier provides 2.78~2.83 GHz output signal with 56.7~57.7 MHz input signal. This operation frequency is defined that the output power difference between the carrier and the spur is above 10 dB. The proposed chip consumes 13.93 mW.

Understanding the Effects of the Dispersion and Reflection of Lamb Waves on a Time Reversal Process (램파의 분산성과 파 반사가 시간반전과정에 미치는 영향의 이해)

  • Park, Hyun-Woo;Kim, Sung-Bum;Sohn, Hoon
    • Journal of the Computational Structural Engineering Institute of Korea
    • /
    • v.22 no.1
    • /
    • pp.89-103
    • /
    • 2009
  • This study investigates the applicability of the time reversal concept in modem acoustics to the Lamb waves, which have been widely studied for defect detection in plate-like structures. According to conventional time reversal acoustics, an input signal can be reconstructed at an excitation point if an output signal recorded at another point is reversed in the time domain and emitted back to the original source point. However, the application of a time reversal process(TRP) to Lamb wave propagations is complicated due to velocity and amplitude dispersion characteristics of Lamb waves and reflections from the boundaries of a structure. In this study, theoretical investigations are presented to better understand the time reversibility of Lamb waves. In particular, the effects of within-mode dispersion, multimode dispersion, amplitude dispersion, and reflections from boundaries on the TRP are theoretically formulated. Simple numerical case studies are conducted to validate the theoretical findings of this study.

Improving BER Performance of IEEE 802.15.4 with Alamouti Scheme in MIMO System (MIMO 시스템에서 ALAMOUTI 기법과 IEEE 802.15.4의 BER 성능 개선)

  • Halim, Eddy Hartono;Shin, Soo-Yong
    • Journal of Internet Computing and Services
    • /
    • v.14 no.1
    • /
    • pp.1-7
    • /
    • 2013
  • This paper proposes a technique for applying space-time block coding (STBC) - Alamouti scheme on Multiple Inputs Multiple Output (MIMO) system based on IEEE 802.15.4 standard. It is applied to IEEE 802.15.4 standard in $2{\times}1$ MISO and $2{\times}2$ MIMO systems. Simulation is performed using Matlab and the results are compared with conventional IEEE 802.15.4 approaches, Single Input Single Output (SISO) system and switching diversity $1{\times}2$ Single Input Multiple Output (SIMO) system. The simulations show that applied Alamouti scheme gave better Bit Error Rate (BER) performance compared to combined IEEE 802.15.4 with switching diversity and SISO system.

A Study on the Improvement of MIMO Antenna Isolation for Mobile Applications (휴대 단말기용 MIMO 안테나의 격리도 향상에 관한 연구)

  • Yoon, In-Seop;Yan, Xiao-Jia;Kim, Sang-Uk;Jo, Yun-Hyun;Park, Hyo-Dal
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.10 no.9
    • /
    • pp.987-992
    • /
    • 2015
  • In this paper, neutralization line structure have been employed to improve the isolation between the MIMO antenna system. The proposed MIMO antenna size is $116mm{\times}64mm{\times}5mm$ and designed on FR-4(${\varepsilon}r=4.4$) ground substrate. Neutralization line was applied to enhance isolation between the each antenna elements. The fabricated antenna satisfied a VSWR below 3 in LTE band B13 and the isolation between the MIMO antenna system is presented below -15dB. On the H-plane, antenna shows an omnidirectional pattern. In LTE band B13, the antenna presents a gain of a -2.6dBi ~-1.18dBi and radiation efficiency of 33.49% ~ 46.45%. Comparing measurement result with the outcome of simulation, the proposed MIMO antenna is expected to be applied for mobile application.

Interconnect Delay Fault Test in Boards and SoCs with Multiple System Clocks (다중 시스템 클럭으로 동작하는 보드 및 SoC의 연결선 지연 고장 테스트)

  • Lee Hyunbean;Kim Younghun;Park Sungju;Park Changwon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.1 s.343
    • /
    • pp.37-44
    • /
    • 2006
  • This paper proposes an interconnect delay fault test (IDFT) solution on boards and SoCs based on IEEE 1149.1 and IEEE P1500. A new IDFT system clock rising edge generator which forces output boundary scan cells to update test data at the rising edge of system clock and input boundary scan cells to capture the test data at the next rising edge of the system clock is introduced. Using this proposed circuit, IDFT for interconnects synchronized to different system clocks in frequency can be achieved efficiently. Moreover, the proposed IDFT technique does not require any modification of the boundary scan cells or the standard TAP controller is simple in terms of test procedure and is small in terms of area overhead.

A New Function Embedding Method for the Multiple-Controlled Unitary Gate based on Literal Switch (리터럴 스위치에 의한 다중제어 유니터리 게이트의 새로운 함수 임베딩 방법)

  • Park, Dong-Young
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.12 no.1
    • /
    • pp.101-108
    • /
    • 2017
  • As the quantum gate matrix is a $r^{n+1}{\times}r^{n+1}$ dimension when the radix is r, the number of control state vectors is n, and the number of target state vectors is one, the matrix dimension with increasing n is exponentially increasing. If the number of control state vectors is $2^n$, then the number of $2^n-1$ unit matrix operations preserves the output from the input, and only one can be performed the unitary operation to the target state vector. Therefore, this paper proposes a new method of function embedding that can replace $2^n-1$ times of unit matrix operations with deterministic contribution to matrix dimension by arithmetic power switch of the unitary gate. The proposed function embedding method uses a binary literal switch with a multivalued threshold, so that a general purpose hybrid MCU gate can be realized in a $r{\times}r$ unitary matrix.

A High Speed MUX/DEMUX Chip using ECL Macrocell Array (ECL 매크로 셀로 설계한 고속 MUX/DEMUX 소자)

  • Lee, Sang-Hun;Kim, Seong-Jin
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.39 no.6
    • /
    • pp.51-58
    • /
    • 2002
  • In this paper, a 155/311 Mb/s MUX/DEMUX chip using ECL macrocell away has been developed with a single device. This device for a 2.5 Gb/s SDH based transmission system is to interleave the parallel data of 51 Mb/s into 155 Mb/s(or 311 Mb/s) serial data output, and is to interleave a serial input bit stream of 155 Mb/s(or 311 Mb/s) into the parallel output of 51 Mb/s. The input and output of the device ate TTL compatible at the low-speed end, but 100k ECL compatible at the high-speed end. The device has been fabricated with Motorola ETL3200 macrocell away The fabricated chip shows the typical phase margin of 180 degrees and output data skew less than 220ps at the high-speed end.

Bayesian Texture Segmentation Using Multi-layer Perceptron and Markov Random Field Model (다층 퍼셉트론과 마코프 랜덤 필드 모델을 이용한 베이지안 결 분할)

  • Kim, Tae-Hyung;Eom, Il-Kyu;Kim, Yoo-Shin
    • Journal of the Institute of Electronics Engineers of Korea SP
    • /
    • v.44 no.1
    • /
    • pp.40-48
    • /
    • 2007
  • This paper presents a novel texture segmentation method using multilayer perceptron (MLP) networks and Markov random fields in multiscale Bayesian framework. Multiscale wavelet coefficients are used as input for the neural networks. The output of the neural network is modeled as a posterior probability. Texture classification at each scale is performed by the posterior probabilities from MLP networks and MAP (maximum a posterior) classification. Then, in order to obtain the more improved segmentation result at the finest scale, our proposed method fuses the multiscale MAP classifications sequentially from coarse to fine scales. This process is done by computing the MAP classification given the classification at one scale and a priori knowledge regarding contextual information which is extracted from the adjacent coarser scale classification. In this fusion process, the MRF (Markov random field) prior distribution and Gibbs sampler are used, where the MRF model serves as the smoothness constraint and the Gibbs sampler acts as the MAP classifier. The proposed segmentation method shows better performance than texture segmentation using the HMT (Hidden Markov trees) model and HMTseg.

Compact MIMO Antenna with Wide-Band Isolation and Ground Mode Resonance for Smart Glasses (그라운드 모드의 공진을 이용한 광대역 격리도를 가지는 스마트 안경용 소형 MIMO 안테나)

  • Ryu, Jongin;Kim, Hyeongdong
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.29 no.10
    • /
    • pp.817-820
    • /
    • 2018
  • In this letter, a compact multiple-input multiple-output(MIMO) antenna design for a 2.4 GHz wireless local area network(WLAN) band is proposed for use in smart glasses. To miniaturize the MIMO antenna system, a ground plane is employed within the antenna and a T-shaped ground is proposed. To achieve wideband isolation, dual resonance is formed by the ground mode. One resonance is created by the T-shaped ground and the second resonance is created by adding a slot and a capacitor between the two feed lines. The measurements show that the reflection coefficient characteristic was less than -5.1 dB, whereas the isolation obtained was less than -20 dB. The diversity performance was evaluated using the measured two-dimensional radiation patterns, and the envelope correlation coefficient(ECC) values achieved in the target band(2.4~2.5 GHz) were less than 0.1.