• Proceedings of the Korean Vacuum Society Conference
• /
• 2011.08a
• /
• pp.405-405
• /
• 2011

실리콘 질화막(SiNx : H)는 결정질 실리콘 태양전지 제작 공정에서 ARC (Anti Reflection Coating)과 표면 패시베이션의 역할로써 많이 사용되었지만, layer 자체의 quality가 좋지 않기 때문에 최근에는 SiNx/SiO2 이중 layer로 passivation layer를 형성하고 있다. SiO2 layer는 Si substrate를 소스로 하여 성장시키기 때문에 막의 질이 우수하기는 하지만, 막 성장을 위해서 Furnace를 이용해야 하기 때문에, 공정 시간과 공정 비용을 증가시키는 단점이 있다. 본 연구에서는 SiO2 layer를 Furnace가 아닌, 질산(HNO3)을 이용하여SiNx/Thin SiO2 passivation layer 제작하였다. 실험에서는 SiO2 성장을 위해서 질산 용액에 p-type wafer를 dipping하여 시간대 별, SiO2 막의 두께를 관찰하였고, passivation의 효과를 확인하기 위해 lifetime을 측정하였다. 그 결과 SiNx/SiO2 이중 passivation layer는 SiNx 단일 막으로 passivation을 하였을 때보다, lifetime이 10 us 상승했고, 셀 제작시 효율은 약 1.1%, Fill Factor는 약 4% 정도 증가한 것을 확인할 수 있었다.

• Electrical & Electronic Materials
• /
• v.16 no.9
• /
• pp.64.2-65
• /
• 2003

A 4 nm layer of ZrOx (targeted x-2) was deposited on an interfacial layer(IL) of native oxide (SiO, t∼1.2 nm) surface on 200 mm Si wafers by a manufacturable atomic layer chemical vapor deposition technique at 30$0^{\circ}C$. Some as-deposited layers were subjected to a post-deposition, rapid thermal annealing at $700^{\circ}C$ for 5 min in flowing oxygen at atmospheric pressure. The experimental x-ray diffraction, x-ray photoelectron spectroscopy, high-resolution transmission electron microscopy, and high-resolution parallel electron energy loss spectroscopy results showed that a multiphase and heterogeneous structure evolved, which we call the Zr-O/IL/Si stack. The as-deposited Zr-O layer was amorphous $ZrO_2$-rich Zr silicate containing about 15% by volume of embedded $ZrO_2$ nanocrystals, which transformed to a glass nanoceramic (with over 90% by volume of predominantly tetragonal-$ZrO_2$(t-$ZrO_2$) and monoclinic-$ZrO_2$(m-$ZrO_2$) nanocrystals) upon annealing. The formation of disordered amorphous regions within some of the nanocrystals, as well as crystalline regions with defects, probably gave rise to lattice strains and deformations. The interfacial layer (IL) was partitioned into an upper Si $o_2$-rich Zr silicate and the lower $SiO_{x}$. The latter was sub-toichiometric and the average oxidation state increased from Si0.86$^{＋}$ in $SiO_{0.43}$ (as-deposited) to Si1.32$^{＋}$ in $SiO_{0.66}$ (annealed). This high oxygen deficiency in $SiO_{x}$ indicative of the low mobility of oxidizing specie in the Zr-O layer. The stacks were characterized for their dielectric properties in the Pt/{Zr-O/IL}/Si metal oxide-semiconductor capacitor(MOSCAP) configuration. The measured equivalent oxide thickness (EOT) was not consistent with the calculated EOT using a bilayer model of $ZrO_2$ and $SiO_2$, and the capacitance in accumulation (and therefore, EOT and kZr-O) was frequency dispersive, trends well documented in literature. This behavior is qualitatively explained in terms of the multi-layer nanostructure and nanochemistry that evolves.ves.ves.

• Journal of Sensor Science and Technology
• /
• v.9 no.5
• /
• pp.389-395
• /
• 2000

In this paper, we propose the formation of an $Al_2O_3$ pre-layer using a protective Si-oxide layer and Al layer. Deposition of a thin film layer of aluminum onto a Si surface covered with a thin Si-oxide layer and annealing at $800^{\circ}C$ led to the growth of epitaxial $Al_2O_3$ layer on Si(111). And ${\gamma}-Al_2O_3$ layer was grown on the $Al_2O_3$ per-layer. Etching of the Si substrate by $N_2O$ gas could be avoided in the initial growth stage by the $Al_2O_3$ pre-layer. It was confirmed that the $Al_2O_3$ pre-layer was effective in improving the surface morphology of the very thin ${\gamma}-Al_2O_3$ films.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.25 no.1
• /
• pp.44-47
• /
• 2012

The $TiO_2/Si_3N_4/Ag/Si_3N_4/TiO_2$ multi layered structure was designed for the possible application of transparent electrodes in PDP (Plasma Display Panel). Multi layered film was deposited on a glass substrate at room temperature by DC/RF magnetron sputtering system and EMP (Essential Macleod Program) was adopted to optimize the optical characteristics of film. During the deposition process, the Ag layer in $TiO_2/Ag/TiO_2$ became heavily oxidized and the filter characteristic was degraded easily. In thus study, Si3N4 layer was used as a diffusion buffer layer between $TiO_2$ and Ag. in order to prevent the oxidation of Ag layer in $TiO_2/Si_3N_4/Ag/Si_3N_4/TiO_2$ structure. It was confirmed that $Si_3N_4$ layer is one of candidate materials acting as diffusin barrier between $TiO_2/Ag/TiO_2$.

• Journal of the Korean institute of surface engineering
• /
• v.42 no.1
• /
• pp.21-25
• /
• 2009

Using an evaporation system, $SiO_2$ was deposited as a buffer layer between a PET substrate and a ITO layer and then ITO/$SiO_2$/PET layers were annealed for 1.5 hours at the temperature of $180^{\circ}C$. Adhesion and electro-optical properties of ITO films were studied with thickness variance of a $SiO_2$ buffer layer. As a result of introduction of the $SiO_2$ buffer layer, sheet resistance and resistivity increased and a ITO film with optimum sheet resistance ($529.3{\Omega}/square$) for an upper ITO film of resistive type touch panel could be obtained when $SiO_2$ of $50{\AA}$ was deposited. And it was found that ITO films with $SiO_2$ buffer layer have higher transmittance of $88{\sim}90%$ at 550 nm wavelength than ITO films with no buffer layers and the transmittance was enhanced as $SiO_2$ thickness increased from $50{\AA}$ to $100{\AA}$. Adhesion property of ITO films with $SiO_2$ buffer layers became better than ITO films with no buffer layers and this property was independent of $SiO_2$ thickness variance ($50{\sim}100{\AA}$). By depositing a $SiO_2$ buffer layer of $50{\AA}$ on the PET substrate and sputtering a ITO thin film on the layer, a ITO film with enhanced adhesion, electro-optical properties could be obtained.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.22 no.2
• /
• pp.101-106
• /
• 2009

In this paper, Thin films of $HfO_2$/Hf were deposited on p-type wafer by Atomic Layer Deposition (ALD). We studied the electrical and material characteristics of $HfO_2$/Hf/Si MOS capacitor depending on thickness of Hf metal layer. $HfO_2$ films were deposited using TEMAH and $O_3$ at $350^{\circ}C$. Samples were then annealed using furnace heating to $500^{\circ}C$. Round-type MOS capacitors have been fabricated on Si substrates with $2000\;{\AA}$-thick Pt top electrodes. The composition rate of the dielectric material was analyzed using TEM (Transmission Electron Microscopy), XRD (X-ray Diffraction) and XPS (X-ray Photoelectron Spectroscopy). Also the capacitance-voltage (C-V), conductance-voltage (G-V), and current-voltage (I-V) characteristics were measured. We calculated the density of oxide trap charges and interface trap charges in our MOS device. At the interface between $HfO_2$ and Si, both Hf-Si and Hf-Si-O bonds were observed, instead of Si-O bond. The sandwiched Hf metal layer suppressed the growing of $SiO_x$ layer so that $HfSi_xO_y$ layer was achieved. And finally, the generation of both oxide trap charge and interface trap charge in $HfO_2$ film was reduced effectively by using Hf metal layer.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.44 no.5
• /
• pp.8-14
• /
• 2007

In this paper, $HfO_2$/Hf stacked film has been applied as the gate dielectric in MOS devices. The $HfO_2$ thin film was deposited on p-type (100) silicon wafers by atomic layer deposition (ALD) using TEMAHf and $O_3$ as precursors. Prior to the deposition of the $HfO_2$ film, a thin Hf metal layer was deposited as an intermediate layer. Round-type MOS capacitors have been fabricated on Si substrates with 2000${\AA}$-thick Al or Pt top electrode. The prepared film showed the stoichiometric components. At the $HfO_2$/Si interface, both Hf-Si and Hf-Si-O bonds were observed, instead of Si-O bond. The sandwiched Hf metal layer suppressed the growing of $SiO_x$ layer so that $HfSi_xO_y$ layer was achieved. It seems that the intermediate Hf metal layer has a benefit for the enhancement of electric characteristics of gate dielectric in $HfO_2$/Si structure.

• Journal of the Korean Ceramic Society
• /
• v.52 no.4
• /
• pp.290-293
• /
• 2015

The properties of the IZTO thin films on the glass were studied with a variation of the $SiO_2$ buffer layer thickness. $SiO_2$ buffer layers were deposited by plasma-enhanced chemical vapor deposition (PECVD) on the glass, and the In-Zn-Tin-Oxide (IZTO) thin films were deposited on the buffer layer by RF magnetron sputtering. All the IZTO thin films with the $SiO_2$ buffer layer are shown to be amorphous. Optimum $SiO_2$ buffer layer thickness was obtained through analyzing the structural, morphological, electrical, and optical properties of the IZTO thin films. As a result, the IZTO surface roughness is 0.273 nm with a sheet resistance of $25.32{\Omega}/sq$ and the average transmittance is 82.51% in the visible region, at a $SiO_2$ buffer layer thickness of 40 nm. The result indicates that the uniformity of surface and the properties of the IZTO thin film on the glass were improved by employing the $SiO_2$ buffer layer and the IZTO thin film can be applied well to the transparent conductive oxide for display devices.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2016.02a
• /
• pp.418.2-418.2
• /
• 2016

$Al_2O_3$ passivation layer has excellent passivation properties at p-type Si surface. This $Al_2O_3$ layer forms thin $SiO_2$ layer at the interface. There were some studies about inserting thermal oxidation process to replace naturally grown oxide during $Al_2O_3$ deposition. They showed improving passivation properties. However, thermal oxidation process has disadvantage of expensive equipment and difficult control of thin layer formation. Wet chemical oxidation has advantages of low cost and easy thin oxide formation. In this study, $Al_2O_3$/$SiO_2/Si(100)$ interface was formed by wet chemical oxidation and PA-ALD process. $SiO_2$ layer at Si wafer was formed by $HCl/H_2O_2$, $H_2SO_4/H_2O_2$ and $HNO_3$, respectively. 20nm $Al_2O_3$ layer on $SiO_2/Si$ was deposited by PA-ALD. This $Al_2O_3/SiO_2/Si(100)$ interface were characterized by capacitance-voltage characteristics and quasi-steady-state photoconductance decay method.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.25 no.1
• /
• pp.24-28
• /
• 2012

In this study, we fabricated an amorphous InGaZnO pseudo-MOS transistor (a-IGZO ${\Psi}$-MOSFET) with a stacked $Si_3N_4/SiO_2$ (NO) gate dielectric and evaluated reliability of the devices with various thicknesses of a $SiO_2$ buffer layer. The roles of a $SiO_2$ buffer layer are improving the interface states and preventing degradation caused by the injection of photo-created holes because of a small valance band offset of amorphous IGZO and $Si_3N_4$. Meanwhile, excellent electrical properties were obtained for a device with 10-nm-thick $SiO_2$ buffer layer of a NO stacked dielectric. The threshold voltage shift of a device, however, was drastically increased because of its thin $SiO_2$ buffer layer which highlighted bias and light-induced hole trapping into the $Si_3N_4$ layer. As a results, the pseudo-MOS transistor with a 20-nm-thick $SiO_2$ buffer layer exhibited improved electrical characteristics and device reliability; field effective mobility(${\mu}_{FE}$) of 12.3 $cm^2/V{\cdot}s$, subthreshold slope (SS) of 148 mV/dec, trap density ($N_t$) of $4.52{\times}1011\;cm^{-2}$, negative bias illumination stress (NBIS) ${\Delta}V_{th}$ of 1.23 V, and negative bias temperature illumination stress (NBTIS) ${\Delta}V_{th}$ of 2.06 V.