전기전자학회논문지 (Journal of IKEEE)

  • 제27권3호
  • /
  • Pages.333-339
  • /
  • 2023
  • /
  • 1226-7244(pISSN)
  • /
  • 2288-243X(eISSN)
한국전기전자학회 (Institute of Korean Electrical and Electronics Engineers)
권호 표지
DOI QR코드

DOI QR Code

이중 루프 Digital LDO Regulator 용 ADC 설계

Design of ADC for Dual-loop Digital LDO Regulator

  • Sang-Soon Park (School of Electrical and Computer Engineering, University of Seoul) ;
  • Jeong-Hee Jeon (School of Electrical and Computer Engineering, University of Seoul) ;
  • Jae-Hyeong Lee (School of Electrical and Computer Engineering, University of Seoul) ;
  • Joong-Ho Choi (School of Electrical and Computer Engineering, University of Seoul)
  • 투고 : 2023.09.12
  • 심사 : 2023.09.27
  • 발행 : 2023.09.30
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

세계적으로 웨어러블 디바이스의 시장이 확장하고 있으며, 이를 위한 효율적인 PMIC의 수요 또한 늘어나고 있다. 웨어러블 디바이스용 PMIC 특성상 높은 에너지 효율과 작은 면적이 필요하다. 프로세스 기술의 발전으로 저전력 설계가 가능하지만, 기존의 아날로그 LDO 레귤레이터는 전원 전압이 낮아짐에 따라 설계의 어려움이 있다. 본 논문에서는 이중 루프 디지털 LDO용 coarse-fine ADC를 제안한다, ADC의 설계는 55 nm CMOS 공정으로 진행하였고 34.78 dB와 5.39 bits의 SNR과 ENOB를 갖는다.

The global market for wearable devices is growing, driving demand for efficient PMICs. Wearable PMICs must be highly energy-efficient despite limited hardware resources. Advancements in process technology enable low-power consumption, but traditional analog LDO regulators face challenges with reduced power supply voltage. In this paper, a novel ADC design with a 3-bit continuous-time flash ADC for the coarse loop and a 5-bit discrete-time SAR ADC for the fine loop is proposed for digital LDO, achieving a 34.78 dB SNR and 5.39 bits ENOB in a 55-nm CMOS technology.

키워드

과제정보

This work was supported by the Technology Innovation Program (or Industrial Strategic Technology Development Program-Development of DLDO with 99% maximum current efficiency of event-driven asynchronous type without external capacitor)(20016115) funded By the Ministry of Trade, Industry&Energy(MOTIE, Korea)

참고문헌

  1. Wearable Technology Market Size, Share & Trends Analysis Report By Product (Eye-Wear & Head-Wear, Wrist-Wear), By Application (Consumer Electronics, Healthcare), By Region (EU, APAC), And Segment Forecasts, 2022~2030, https://www.grandviewresearch.com/industry-analysis/wearable-technology-market
  2. Yasuyuki Okuma et al., "0.5-V input digital LDO with 98.7% current efficiency and 2.7-µA quiescent current in 65nm CMOS," IEEE Custom Integrated Circuits Conference 2010, San Jose, CA, pp.1-4, 2010. DOI: 10.1109/CICC.2010.5617586
  3. Y. -J. Lee et al., "A 200-mA Digital Low Drop-Out Regulator With Coarse-Fine Dual Loop in Mobile Application Processor," in IEEE Journal of Solid-State Circuits, vol.52, no.1, pp.64-76, 2017. DOI: 10.1109/JSSC.2016.2614308
  4. J. -H. Byun, J. -S. Park, W. -K. Kim, Y. -S. Cho, Y. -S. Lee and S. -H. Lee, "A 12b 60MS/s 0.11㎛ Flash-SAR ADC using a mismatch-free shared sampling network," 2015 International SoC Design Conference (ISOCC), pp.79-80, 2015. DOI: 10.1109/ISOCC.2015.7401642
  5. Jifang Wu, Fule Li, Weitao Li, Chun Zhang and Zhihua Wang, "A 14-bit 200MS/s low-power pipelined flash-SAR ADC," 2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS), pp.1-4, 2015. DOI: 10.1109/MWSCAS.2015.7282184
  6. M. Bazes, "Two novel fully complementary self-biased CMOS differential amplifiers," in IEEE Journal of Solid-State Circuits, vol.26, no.2, pp.165-168, 1991. DOI: 10.1109/4.68134
  7. B. Razavi, "The StrongARM Latch [A Circuit for All Seasons]," in IEEE Solid-State Circuits Magazine, vol.7, no.2, pp.12-17, 2015. DOI: 10.1109/MSSC.2015.2418155