과제정보
This research was supported by "Regional Innovation Strategy (RIS)" through the National Research Foundation of Korea(NRF) funded by the Ministry of Education (MOE)(2022RIS-005), and was supported by the National R&D Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Science and ICT (NRF-2022M3I7A1078936) and this paper was supported by research funds for newly appointed professors of Gangneung-Wonju National University in 2021.
참고문헌
- S. K. Gautam, S. K. Manhas, A. Kumar, M. Pakala and E. Yieh, "Row Hammering Mitigation Using Metal Nanowire in Saddle Fin DRAM," in IEEE Transactions on Electron Devices, vol.66, no.10, pp.4170-4175, 2019. DOI: 10.1109/TED.2019.2931347.S.
- L. Cojocar, K. Razavi, C. Giuffrida and H. Bos, "Exploiting Correcting Codes: On the Effectiveness of ECC Memory Against Rowhammer Attacks," 2019 IEEE Symposium on Security and Privacy (SP), pp.55-71,2019. DOI: 10.1109/SP.2019.00089.
- You, Jung Min, and Joon-Sung Yang. "MRLoc: Mitigating Row-hammering based on memory Locality," Proceedings of the 56th Annual Design Automation Conference 2019. 2019. DOI: 10.1145/3316781.3317866
- J. S. Kim et al., "Revisiting RowHammer: An Experimental Analysis of Modern DRAM Devices and Mitigation Techniques," 2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA), pp.638-651, 2020. DOI: 10.1109/ISCA45697.2020.00059.
- O. Mutlu, "The RowHammer problem and other issues we may face as memory becomes denser," Design, Automation & Test in Europe Conference & Exhibition (DATE), pp.1116-1121, 2017. DOI: 10.23919/DATE.2017.792715
- O. Mutlu and J. S. Kim, "RowHammer: A Retrospective," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.39, no.8, pp.1555-1571, 2020. DOI: 10.1109/TCAD.2019.2915318.
- T. Yang and X. -W. Lin, "Trap-Assisted DRAM Row Hammer Effect," in IEEE Electron Device Letters, vol.40, no.3, pp.391-394, 2019. DOI: 10.1109/LED.2019.2891260.
- H. Jun et al., "HBM (High Bandwidth Memory) DRAM Technology and Architecture," 2017 IEEE International Memory Workshop (IMW), pp.1-4, 2017. DOI: 10.1109/IMW.2017.7939084.