The Transactions of the Korean Institute of Power Electronics (전력전자학회논문지)

The Korean Institute of Power Electronics (전력전자학회)
권호 표지
DOI QR코드

DOI QR Code

Development of Switching Power Module with Integrated Heat Sink and with Mezzanine Structure that Minimizes Current Imbalance of Parallel SiC Power Semiconductors

SiC 전력반도체의 병렬 구동 시 전류 불균형을 최소화하는 Mezzanine 구조의 방열일체형 스위칭 모듈 개발

  • Jeong-Ho Lee (Dept. of Electrical Engineering, HYPEC-EPECS Lab, Hanyang University) ;
  • Sung-Soo Min (Dept. of Electrical Engineering, HYPEC-EPECS Lab, Hanyang University) ;
  • Gi-Young Lee (Dept. of Electrical Engineering, Gyeongsang National University) ;
  • Rae-Young Kim (Dept. of Electrical Bio-Engineering, Hangyang University)
  • Received : 2022.08.26
  • Accepted : 2022.09.26
  • Published : 2023.02.20
Download PDF
⟨ Previous Next ⟩

Abstract

This paper applies a structural technique with uniform parallel switch characteristics in gates and power loops to minimize the ringing and current imbalance that occurs when a general discrete package (TO-247)-based power semiconductor device is operated in parallel. Also, this propose a heat sink integrated switching module with heat sink design flexibility and high power density. The developed heat dissipation-integrated switching module verifies the symmetry of the parasitic inductance of the parallel switch through Q3D by ansys and the validity of the structural technique of the parallel switch using the LLC resonant converter experiment operating at a rated capacity of 7.5 kW.

Keywords

Acknowledgement

본 논문은 (주)제이알솔루텍 산학협동과제(과제명: 30kW급 연료전지용 DC-DC 컨버터 및 특주품 개발)의 지원을 받아 수행된 연구 결과입니다.

References

  1. S. Lu and X. Deng, "A passive transient current balancing method for multiple paralleled SiC-MOSFET half-bridge modules," Proc. IEEE Applied Power Electronics Conference and Exposition, Mar. 2019. 
  2. J. Liu and Z. Zheng, "Switching current imbalance mitigation for paralleled SiC MOSFETs using common-mode choke in gate loop," IEEE Energy Conversion Congress and Exposition(ECCE), Oct. 2020. 
  3. Y. Wen, Y. Yang and Y. Gao, "Active gate driver for improving current sharing performance of paralleled high-power SiC MOSFET modules," IEEE Transaction on Power Electronics, Vol. 36, No. 2 pp.1491-1505, Feb. 2021.  https://doi.org/10.1109/TPEL.2020.3006071
  4. AN11599 Using power MOSFET(nexperia) application. 
  5. Driving Parallel MOSFETs Using the DRV3255 application. 
  6. I. Prakash, D. Klikic, N. Prabhakaran, G. Jagadanand and V. Pulakhandom, "Decoupled layout approach for paralleling GaN devices in half bridge inverters," Global Conference for Advancement in Technology(GCAT), Nov. 2021. 
  7. C. Zhao, L. Wang, X. Yang, F. Zhang and Y. An, "Comparative investigation on paralleling suitability for SiC MOSFETs and SiC/Si cascode devices," Proc. IEEE Transactions on Industrial Electronics, Vol. 69, pp. 3503-3514, Apr. 2019.  https://doi.org/10.1109/TIE.2021.3070519
  8. S. Yang, J. Soh, S. Min and R. Kim, "Parasitic inductance reduction design method of vertical lattice loop structure for stable driving of GaN HEMT," The Transactions of The Korean Institute of Power Electronics, Vol. 25, No. 3, pp. 195-203, Jun. 2020. https://doi.org/10.6113/TKPE.2020.25.3.195